

A 160 GHz Frequency Quadrupler based on Heterogeneous Integration of GaAs Schottky Diodes onto Silicon using SU-8 for Epitaxy Transfer

Souheil Nadri[†], Linli Xie[†], Masoud Jafari, Naser Alijabbari, Michael E. Cyberey, N. Scott Barker, Arthur W. Lichtenberger, and Robert M. Weikle, II

Charles L. Brown Department of Electrical and Computer Engineering
University of Virginia, Charlottesville, VA 22904 U.S.A.

Abstract—An integrated frequency quadrupler operating at 160 GHz, producing 100 mW of output power, and achieving peak efficiency of 25.5% is described. The quadrupler design is based on prior art and consists of GaAs Schottky diodes with epitaxy transferred to a micromachined silicon carrier forming a heterogeneously-integrated chip. A newly-developed fabrication process that eliminates high temperature annealing and utilizes SU-8 for adhesive bonding was employed to realize the circuit. The new process improves device yield and reliability compared to previous implementations.

Index Terms—Schottky diode, frequency multiplier, heterogeneous integration, submillimeter-wave.

I. INTRODUCTION

Sources operating at submillimeter wavelengths are commonly implemented using a chain of frequency multipliers that are based on GaAs Schottky diodes [1], [2]. Although cascading multipliers is a practical solution to generating submillimeter-wave power, a number of issues are associated with this technique; the input stages of a multiplier chain must typically accommodate significant drive power, as the overall efficiency of large chains is often no more than a few percent. Moreover, mismatch between adjacent multipliers can readily perturb earlier stages in a cascade by pulling them from their optimum operating point through loading effects, thus reducing efficiency and output power. Consequently, intermediate matching or isolation networks are frequently inserted between adjacent stages, contributing to loss and system complexity.

A balanced circuit architecture for realizing a “unilateral” multiplier that mitigates the loading effects presented to prior multiplier stages and that addresses a number of the issues outlined above was described in [3]. In 2014, that design concept was extended to develop a monolithic balanced quadrupler operating at 160 GHz and producing 70 mW output power with 29% peak efficiency [4]. In this paper, a new epitaxy transfer and heterogeneous integration process that utilizes adhesive bonding with SU-8 is described and applied, for the first time, to implement a quadrupler based on the concept first reported in [4]. The new fabrication process addresses a number of is-

ssues that limited the device yield in previous monolithic frequency multiplier designs and has resulted in an integrated quadrupler with peak efficiency of 25.5% and maximum output power of 100 mW at 160 GHz.

II. CIRCUIT ARCHITECTURE AND DESIGN

The circuit architecture for the balanced quadrupler is depicted in fig. 1(a). The input feeds a quadrature hybrid coupler that, in turn, drives two balanced frequency doublers. The outputs of these doubler stages are of equal amplitude and out-of-phase. Consequently, they can directly drive an output balanced doubler stage, thus producing a frequency quadrupler. Provided the input stages of the multiplier are identical, no power is reflected at the input port. Mismatches associated with the input doublers result in power scattered to the isolation port of the hybrid, which acts as a power dump. The input of the quadrupler, as a result, is matched over the operating bandwidth of the hybrid coupler, resulting in a unilateral multiplier.

Varactor diodes used for the quadrupler design consisted of n-type GaAs epitaxy with modulation layer 280 nm thick and




Fig. 1. (a) Quadrupler circuit architecture and (b) layout of the integrated quadrupler chip. The quadrature hybrid is implemented off-chip (in waveguide) and all dimensions noted are in μm .

[†] S. Nadri and L.Xie are co-first authors.

doping concentration of $2 \times 10^{17} \text{ cm}^{-3}$ and buffer layer $1 \mu\text{m}$ thick with doping concentration of $5 \times 10^{18} \text{ cm}^{-3}$. Harmonic balance analysis performed on $9.6 \mu\text{m}$ and $8 \mu\text{m}$ diameter varactors fabricated from this epitaxy, determined the optimum impedances to be $10 + j70 \Omega$ for the input at 40 GHz and $10 + j50 \Omega$ for the second stage input at 80 GHz. Final design of the quadrupler was accomplished by partitioning the circuit geometry into its three primary sections — an input doubler stage, an output doubler stage, and the intermediate matching network— and simulating each using *HFSS*. Scattering parameters obtained were imported into Keysight's *ADS* to perform harmonic balance analysis on the full quadrupler and to verify its operation.

A layout of the complete integrated quadrupler chip is shown in fig. 1(b). The circuit incorporates three sets of balanced doublers comprising a total of 18 varactor diodes, and includes intermediate matching and filter networks, an output waveguide probe, and integrated beamleads for biasing. The chip is 7.5 mm from end-to-end and made of $15 \mu\text{m}$ thick, high-resistivity ($\rho > 10 \text{ k}\Omega\text{-cm}$) silicon onto which the GaAs varactors have been integrated.

III. FABRICATION PROCESS

The integrated quadrupler shown in figure 1(b) was fabricated using a new epitaxy transfer process by which the GaAs needed to form Schottky diodes is bonded to a silicon-on-insulator (SOI) substrate. The process utilizes epitaxy consisting of a semi-insulating $650 \mu\text{m}$ GaAs handle with $1 \mu\text{m}$ AlGaAs etch stop layer, n-GaAs and n+-GaAs device layers (as described previously), and a 90 nm highly-doped ($>10^{19} \text{ cm}^{-3}$) graded $\text{In}_x\text{Ga}_{1-x}\text{As}$ cap layer ($x: 0 \rightarrow 0.6$) to allow the formation of low resistance ohmic contacts using a Ti/Pd/Au/Ti metal stack-up that does not require thermal annealing.

Initially, an ohmic metal stack-up, Ti/Pd/Au/Ti ($20/40/400/20 \text{ nm}$) is evaporated over the entire highly-doped $\text{In}_x\text{Ga}_{1-x}\text{As}$ cap layer. The ohmic metal surface is subsequently bonded to the SOI wafer using SU-8 as an adhesive layer. The relatively low curing temperature of SU-8 ($100\text{--}140^\circ\text{C}$) coupled with its relatively low percent volume shrinkage after crosslinking [5], [6] results in a robust epitaxy transfer that is not prone to wafer fracture or delamination arising from swelling of the adhesive layer or mismatches in thermal expansion coefficients.

After the bonding step, the thick GaAs handle is thinned in a nitric acid solution and removed in a citric acid etch. The exposed AlGaAs etch stop layer is removed with hydrofluoric acid, revealing the GaAs device layer field. Fig. 2(a) shows a scanning electron micrograph (SEM) of the cross-section of the epitaxy after this step and illustrates the quality of the bond. The SU-8 layer between the ohmic metal and high-resistivity silicon layer is uniform ($\sim 250 \text{ nm}$ thick) with no observable voids.

After removal of the handle GaAs and etch-stop layer, diode mesa areas are defined photolithographically and formed by a combination of wet etches, sputter etches, and reactive-ion etches that stop on the silicon surface [6]. Subsequently, device mesas are lithographically patterned and formed using a $\text{H}_2\text{SO}_4: \text{H}_2\text{O}_2$:

DI wet etch, resulting in GaAs mesas sitting atop ohmic metal pedestals, shown in fig. 2(b). The remaining diode processing steps utilize standard lithographic patterning to form the anode, airbridge finger contact, ohmic contact overlay metallization, and




Fig. 2. Images illustrating steps of the fabrication process. (a) SEM image of the bonded epitaxy. (b) Formation of the GaAs mesas and ohmic metal pedestals. (c) Anode and airbridge structures. (d) Backside lithography used to define the chip geometry.





Fig. 3. (a) SEM image of the completed quadrupler chip. (b) The quadrupler chip mounted to its waveguide housing. The quadrature hybrid is not shown.

other circuit features on the high-resistivity silicon surface. Fig. 2(c) shows an SEM image of the final diode device structure. For the quadrupler implemented in this work, the diameters of the diodes are nominally 9.6 μm for the input stage doublers and 8 μm for the output stage doubler.

Once fabrication of the diodes is completed, the silicon carrier to which they are bonded is micromachined to form an integrated chip with geometry tailored to fit the waveguide housing to which it will be affixed. Initially, the surface of the wafer with diode circuitry is attached to a sacrificial carrier using wafer-bond adhesive. Following this, the thick “handle” silicon layer of the SOI is removed through a combination of lapping and plasma etching. The buried oxide is then removed with a buffered oxide etch. In the final step, backside lithography defines the chip geometry, including integrated beamleads, and a silicon etch forms the final 15 μm thick chips. Individual chips are then released by removing the sacrificial carrier. Fig. 2(d) shows an image of the backside lithography prior to release from the sacrificial carrier wafer. An SEM image of the completed quadrupler chips is shown in fig. 3(a). Fig. 3(b) shows a photograph of the chip mounted to its housing. Note that the 40 GHz input quadrature hybrid is implemented in waveguide, but is not shown in fig. 3(b) due to its relatively large size.

IV. MEASUREMENTS

Characterization of the quadrupler is done using an Agilent E8257D frequency synthesizer followed by a Spacek Labs SP408-35-26 amplifier with 35 dB gain and 36 to 43 GHz bandwidth. An Erickson PM5 power meter is used to measure the multiplier output power in the WR-5.1 band.

Fig. 4 shows the input-output power relation for an input frequency of 40 GHz and diode (reverse) bias of 12 V. Peak efficiency of 25.5% occurs for an input of 280 mW. Beyond 280 mW, the multiplier begins saturating and the efficiency drops. The output power over the full 36–43 GHz operating bandwidth of the Spacek power amplifier is shown in fig. 5, for an input power level of 285 mW and bias of 12 V. The power measured at the isolation port of the hybrid coupler, normalized to the available power from the input power amplifier, is also shown and provides a measure of the quality of the input match to the quadrupler. The peak power under these operating condition is 72 mW and the output power is greater than 20 mW over an output bandwidth of 146–176 GHz (18.5% fractional bandwidth).

Output power of the quadrupler as a function of input power near the design frequency (160 GHz) is shown in fig. 6. The saturation characteristic of the multiplier is evident and a maximum output power of 100 mW (20 dBm) was measured at 159 GHz. This output power corresponds to an input power of 650 mW and overall quadrupler efficiency of 15%.




Fig. 4. Quadrupler output power and efficiency vs. input power.




Fig. 5. Output power and power measured at the isolation port, normalized to available power, vs. frequency




Fig. 6. Power output vs frequency for different input power levels.

V. SUMMARY

This work has presented a new implementation of an integrated frequency quadrupler, based on prior art [4]. A modified fabrication process that eliminates high-temperature thermal processes and utilizes SU-8 as an adhesive for epitaxy transfer and heterogeneous integration was adopted to realize the circuit. This approach has resulted in a more robust and reliable process for developing III-V based submillimeter-wave circuits integrated on silicon membrane carriers. A quadrupler fabricated with the new process has produced an output power of 100 mW at 160 GHz and peak efficiency of 25.5%.

ACKNOWLEDGEMENT

This work was supported by the National Ground Intelligence Center under contract W911W5-16-C-0007, the National Science Foundation under grant ECCS 1731635, the Office of Naval Research under grant N00014-16-1-3048, and in part by a Research Initiation Award from the University of Virginia. The authors thank Dr. Matthew Bauwens for advice in assembling the circuit and Dr. Stephen Jones and Mr. Steve Retzloff of Virginia Diodes, Inc. who assisted with measurements of the quadrupler.

REFERENCES

- [1] G. Chattopadhyay, E. Schlecht, J.S. Ward, J.J. Gill, H. S. Javadi, F. Maiwald, and I. Mehdi, "An all-solid-state broad-band frequency multiplier chain at 1500 GHz," *IEEE Trans. Microw. Theory Techn.*, vol. 52, no. 5, pp. 1538-1547, May 2004.
- [2] M. Hrobak, M. Sterns, M. Schramm, W. Stein, and L.P. Schmidt, "Design and fabrication of broadband hybrid GaAs Schottky diode frequency multipliers," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 12, pp. 4442-4460, Dec. 2013.
- [3] R. D. Brooks and J. W. Gewartowski, "A unilateral 6-GHz 2-1/2 W varactor quadrupler," *IEEE J. Solid-State Circuits*, vol. SC-3, no. 2, pp. 182-189, June 1968.
- [4] N. Alijabbari, M.F. Bauwens, and R.M. Weikle, II, "160 GHz balanced frequency quadruplers based on quasi-vertical Schottky varactors integrated on micromachined silicon," *IEEE Trans. Terahertz Sci. and Tech.*, vol. 4, no. 6, pp. 679-685, Nov. 2014.
- [5] R. G. Denning, C. F. Blanford, H. Urban, H. Bharaj, D. N. Sharp, and A. J. Turberfield, "The control of shrinkage and thermal instability in SU-8 photoresists for holographic lithography," *Adv. Funct. Mater.*, vol. 21, no. 9, pp. 1593-1601, 2011.
- [6] L. Xie, S. Nadri, N. Alijabbari, M.E. Cyberey, M.F. Bauwens, A.W. Lichtenberger, N. Scott Barker, and R. M. Weikle, II, "An epitaxy transfer process for heterogeneous integration of submillimeter-wave GaAs Schottky diodes on silicon using SU-8," *IEEE Electron Device Lett.*, vol. 39, no. 11, pp. 1516-1519, Nov. 2017.
- [7] N. Alijabbari, M.F. Bauwens, and R.M. Weikle, II, "Design and characterization of integrated submillimeter-wave quasi-vertical diodes," *IEEE Trans. Terahertz Sci. and Tech.*, vol. 5, no. 1, pp. 73-80, Jan. 2015.