

Demonstration of MOCVD-grown β -Ga₂O₃ MESFETs with Insulating Mg-Doped Buffer Layers

Nidhin Kurian Kalarickal^a, Ashok Dheenan^a, Zixuan Feng^a, A F M Anhar Uddin Bhuiyan^a, Andreas Fiedler^a, Joe F. Mcglone^a, Sushovan Dhara^a, Steven A. Ringel^{a,b}, Hongping Zhao^{a,b}, Siddharth Rajan^{a,b}

^a *Department of Electrical and Computer Engineering, The Ohio State University, USA,*

^b *Department of Materials Science and Engineering, The Ohio State University, USA.*

Email: kalarickal.1@osu.edu, rajan@ece.osu.edu

Introduction: The high breakdown field (8 MV/cm) and availability of bulk substrates makes β -Ga₂O₃ promising for future high power switching applications. One of the main challenges for β -Ga₂O₃ based lateral device technology is the unintentional low-mobility channel at the substrate/epitaxial layer interface, which is due to Si impurities present on the substrate surface. In this report intentional doping with Mg (deep acceptor) is shown to be very effective for compensation of the parallel channel, resulting in low subthreshold leakage in transistors. The dependence of leakage and trap-related dispersion characteristics on the distance between the Mg-doped layer and channel was investigated. Our results demonstrate that Mg-doping is an effective method to realize insulating low-dispersion buffers.

Epitaxial and device structure: The MOCVD grown epitaxial structures are shown in Fig.1 (a) and (b). The control sample (sample A) consists of a 500 nm unintentionally doped (UID) β -Ga₂O₃ layer grown on an Fe doped (010) substrate followed by the channel and cap layer. For Mg doped samples, 150 nm Mg doped (1×10^{19} cm⁻³) β -Ga₂O₃ buffer layer is grown on the substrate followed by UID β -Ga₂O₃ buffer layer, channel layer and cap layer. Three different thickness of UID β -Ga₂O₃ buffer layer (500 nm – sample B, 1 μ m- sample C and 1.5 μ m- sample D) were investigated. Mg doping is carried out using Cp₂Mg as the metal organic precursor[1]. The channel layer consists of 150 nm β -Ga₂O₃ with a targeted doping density of 7×10^{17} cm⁻³. Source/drain regions were realized using Si ion implantation (5×10^{19} cm⁻³) followed by ohmic metallization using Ti/Au (30/ 100 nm). Device isolation was carried out using BCl₃/Ar based dry etching to form a 250 nm deep mesa structure. Schottky gates were defined and deposited using Ni/Au/Ni (30/50/20 nm) stack. Fig.2 shows the surface morphologies of all the 4 samples. Mg doping was found to result in increased surface roughness with the 1.5 μ m UID buffer sample (sample D) showing an RMS of 11.3 nm. **Device characteristics:** Hall mobility of 121 cm²/V-s, 123 cm²/V-s, 127 cm²/V-s and charge density of 4.6×10^{12} cm⁻², 5.6×10^{12} cm⁻² and 6.1×10^{12} cm⁻² were obtained in samples B, C, D respectively, showing that the Mg diffusion does not significantly impact transport characteristics. Fig. 3 (c) shows the transfer characteristics of samples A-D. All the Mg doped samples (B-D) showed good pinch off while sample A (no Mg buffer) did not. The charge profile (obtained from C-V) shown in Fig.3 (b) confirms the presence of a parallel channel in sample A, in contrast to a depleted charge profile in the buffer in all the Mg-doped samples (B,C,D). This shows that the inclusion of Mg-doped buffer layers effectively compensates the Si donors present at the substrate growth interface. The samples with thick buffer layers (samples C, D) showed relatively high gate leakage resulting in a low on off ratio of 10^4 , while Sample B was found to show low gate leakage and high on/off ratio of 10^7 . The subthreshold slope was found to increase from 195 mV/dec in sample B to 860 mV/dec in sample D (Fig. 3 (c)).

Low dispersion was observed under pulsed conditions (pulse width-5 μ s, period-5 ms) for sample B, while samples C and D showed larger dispersion (Fig.4 (a)-(d)). The degradation in on-resistance is shown in Fig.4 (d) as a function of the applied drain quiescent point. The increased current collapse in samples C and D may suggest the formation of additional defect states in the thick UID buffer region grown on top of the Mg doped layer. Additionally, the surface morphology in samples C and D was relatively rough, which may also cause increased dispersion from surface states. Fig.5 (a) shows the the isolation leakage characteristics across a 2 μ m spaced isolation structure, sample B is found to show the lowest isolation leakage. Since the chlorine based etch for the mesa layer results in significant damage [2], isolation leakage was found to be low for sample A, even though sample A does not show pinch off (Fig.3 (c)). Source leakage currents measured in transistor devices were compared for samples A-D (Fig.5 (b)). Sample A without Mg doping is found to show severe leakage even at low drain biases, while low leakage currents are obtained in the Mg-doped samples. Sample B (500 nm UID layer) showed over 2 orders of reduction in source leakage when compared to C and D, suggesting that the UID layer contributes significantly to subthreshold leakage.

In conclusion, Mg doping by MOCVD enabled insulating buffers with good transport and device characteristics, high on/off ratio and low dispersion under pulsed conditions. The control of buffer leakage is critical to enable lateral β -Ga₂O₃ transistors for power switching applications. This work was funded by AFOSR GAME MURI (Grant FA9550-18-1-0479, Program Manager Dr. Ali Sayir) and NSF (ECCS-1809682).

[1] Z. Feng et.al, *Appl. Phys. Lett.* **117**, 222106 (2020). [2] Joishi et.al, *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL. 67, NO. 11, NOVEMBER 2020







Fig.4 Pulsed I-V characteristics (pulse width-5 μ s, period-5 ms) of devices with $L_{gd}=5 \mu$ m, $L_g=1.5 \mu$ m, $L_{gs}=1 \mu$ m, (a) 500 nm UID buffer, (b) 1 μ m UID buffer, (c) 1.5 μ m UID buffer, (d) On-resistance degradation Vs drain quiescent.




Fig.5 (a) Isolation leakage current comparison in samples A-D (b) Source leakage comparison measured as a function of drain voltage in transistor devices ($V_g=V_p - 4 V$, where V_p is the pinch off voltage).