Digital Close-Loop Active Gate Driver for Static and Dynamic Current Sharing of Paralleled SiC MOSFETs

Liyang Du, Student Member, IEEE; Xia Du; Shuang Zhao, Member, IEEE; Yuqi Wei; Zhiqing Yang; Lijian Ding; H. Alan Mantooth, Fellow, IEEE

Abstract- SiC power devices have been extensively for the highpower density application scenarios. To increase the current rating, SiC devices are usually connected in parallel. However, the mismatching current brought by unbalanced electrical parameters can increase the current stress of a device and pose reliability concern of the converter system. Aiming at addressing the current imbalance for paralleled SiC devices, this paper reports the application of an improved active gate driver (AGD) on the paralleled SiC MOSFETs to address the current imbalance problems. The three-level driver voltage can minimize the overshoot voltage and current. The adjustable turn-on voltage and gate signal delay time can realize the current sharing of both static and dynamic process. Current sensors and a digital controller are utilized for close-loop control. The functionality of the proposed AGD is validated in continuous operating experiment.

I. INTRODUCTION

Silicon carbide (SiC) semiconductor devices are approaching ideal switch due to their reduced switching loss and higher operating temperature which enable them to be extensively applied in the industry [1]. SiC MOSFETs are replacing silicon counterparts in the application scenarios such as electric vehicles, distributed energy generation, electronic devices, etc. [2]. For high-power conversion systems, multiple power devices are usually connected in parallel to increase the current rating such as grid-connected converter [3]. There are generally two paralleling conditions. A power module usually has multiple paralleled dies in the package while some power converters have a couple of paralleled discrete devices on the circuit board [4]. Therefore, device paralleling is a common solution for boosting the current rating.

However, the mismatched electrical parameters in the power loop can pose a current imbalance and increase the current stress of a device [5]. Generally, there are two types of current imbalance [6]: static imbalance due to unequal on-state resistance ($R_{\rm dson}$) and dynamic imbalance resulting from the asynchronous switching transient process. The static

Liyang Du, Xia Du, and H. Alan Mantooth are with Department of Electrical Engineering, University of Arkansas, Fayetteville, AR 72701, USA (e-mail: liyangdu@uark.edu).

Shuang Zhao (corresponding author), Zhiqing Yang and Lijian Ding are with the School of Electrical and Automation Engineering, Hefei University of Technology, Hefei 230009 (e-mail: shuang.zhao@ieee.org).

Yuqi Wei is with School of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710049 (e-mail: yuqiwei@xjtu.edu.cn).

This work was supported in part by Anhui Natural Science Foundation, China under grant 2208085QE164, and in part by the National Science Foundation under Grant No. 1939144, GRID Connected Advanced Power Electronics Systems (GRAPES), Project GR-21-06

imbalance can lead to mismatched conduction loss while the dynamic imbalance can cause mismatched switching loss and high overshoot current on a device. It should be noted that most power devices have self-balance capability due to the positive temperature coefficient [7]. However, for some high-voltage SiC devices, the temperature coefficient is negative in some temperature ranges which will be demonstrated in the following section. Both static and dynamic imbalance can result in unequal junction temperature, imbalanced current stress and finally raise long-term reliability concerns [5]. The application of SiC can aggravate the current imbalance due to its shorter switching transient time.

Reliable current sharing solutions for paralleling SiC power devices are needed to enhance the long-term reliability of the converter [8] [9] [10]. The state-of-the-art current sharing methodologies include the preselection of devices or dice [11], optimizing the package or circuit layout [12] [13], adding external passive components such as coupled inductors [14] and utilizing active gate driver (AGD) [15] to optimize the dynamic current distribution. Among the aforementioned four methodologies, AGD is drawing more attention in terms of adjustment flexibility and online control ability. It is widely used to improve the switching performance, such as slew rate control [3] [16] [17] [18], crosstalk suppression [19], switching loss and overshoot optimization [20] [21] [22], dynamic voltage balancing of series connected devices [23] and current balancing of paralleled devices [24] [25] [26]. The switching trajectory adjustment capability of AGD has been validated in multiple references [27] [28] [29]. Even though AGDs have advantages that enable them to be employed for the current sharing of paralleled MOSFETs, the following challenges hinder them to be widely applied in the industry:

a) Close-loop control. Most references that propose new AGD circuitries only show the slew rate adjustment capability while close-loop control is not implemented. The close-loop control is difficult since the switching slew rate is usually finished at the nanosecond level [23]. This is particularly challenging for SiC MOSFETs due to the higher switching speed and reduced parasitic inductances [30]. This requires both signal sensing and control system calculation to be finished in a couple of nanoseconds [3]. In [15] and [31], the dynamic current sharing is realized by synchronizing the current edge and current slope by feedback on the current information through the intrinsic parasitic inductances to CLPD. To realize high-speed close-loop control, some references select analog control which is based on the operational amplifier circuit [32] and high-speed comparators for timing control [16]. Compared with digital control, analog

control is not flexible since it requires changing the hardware when debugging [18]. Furthermore, one critical motivation to apply close-loop control is to improve the robustness of current sharing regarding switch parameter drift and ambient coefficient variations, while the analog feedback loop is more vulnerable to those factors.

b) Implementation of full current sharing. Most AGD-based current sharing strategies focus on dynamic imbalance while static imbalance is neglected since most MOSFETs have positive temperature-dependent ON-state resistance. However, [33] reveals that self-balancing effect of MOSFETs is limited in some conditions. The static current mismatch cannot be completely eliminated by self-balancing effect. This will be elaborated in Section II.

Considering the aforementioned problem, this paper proposes a digital close-loop AGD for the current sharing of paralleled SiC MOSFETs based on the patented three-level AGD circuit in [22] and [31]. Compared with the other circuits, the proposed method has the following advantages:

- a) True digital close-loop control. This paper demonstrates the implementation of close-loop control for AGD with a local DSP controller. Compared with the extensively applied CPLD/FPGA solutions, DSP controller integrates both high speed analog and digital functions, which allows a more compact design for AGD. Moreover, digital control enables the system debugging to be more flexible.
- b) Implementation of full current sharing. The proposed AGD circuitry can compensate both static imbalance and dynamic imbalance. Via changing the driver voltage in normal ON state, it can change $R_{\rm dson}$ and static current distribution. Via adjusting the delay time of the gate signal, it can change the dynamic current stress, thus the dynamic imbalance can be suppressed. With the continuous driver voltage adjusting level, it can realize high adjustment resolution and improve the control accuracy.
- c) Based on the circuit proposed in [22], the three-level driver voltage profile can effectively suppress the turn-off voltage overshoot which is beneficial for long-term reliability enhancement of the system.

Apart from the circuitry, this paper summarizes the challenge of paralleling SiC MOSFETs from the physical mechanism. The transfer function is derived for static/dynamic current adjustment, which can provide theoretical fundamentals for close-loop control optimization. The detailed design process of the high-frequency current sensor and implementation of high-speed signal sensing with the DSP controller is demonstrated. The proposed current sharing strategy is validated via an experimental study on a buck converter. The experimental results show that the proposed method has not only superior static and dynamic current sharing capability, but also great overshoot voltage mitigation functionality.

The other sections are organized in the following way: Section II presents the challenges of paralleling SiC MOSFETs. Section III introduces the proposed AGD circuitry and the operating principle. Section IV comprehensively analyzes the design process of the close-loop control. The experimental

study is demonstrated in Section V and the conclusions are drawn in Section VI.

II. CHALLENGES OF PARALLELED SIC MOSFETS AND CURRENT SHARING METHODOLOGIES

In prior to proposing the current sharing strategy, it is needed to understand the switching behavior of the paralleled SiC MOSFETs. The operating modes of a power device can be categorized into transient process, off-state and on-state. Correspondingly, the current imbalance can be categorized into dynamic imbalance and static imbalance [34]. The dynamic imbalance occurs in the midst of switching transient. The static imbalance occurs when the MOSFETs are in normal ON mode. The equivalent circuit of a system with two paralleled SiC MOSFETs is given in Fig. 1.




Fig. 1. The equivalent circuit of two paralleled SiC devices.




Fig. 2. A typical current waveform of paralleled SiC MOSFETs.

From the equivalent circuit, multiple variables that can impact the current distribution among the paralleled devices [20] include gate threshold voltage $V_{\rm th}$, on-state drain-source resistance $R_{\rm dson}$, gate driver voltage $V_{\rm dr}$, gate signal lagging time

among devices φ , parasitic inductance on the PCB or the package ($L_{\rm d}$, $L_{\rm s}$, $L_{\rm g}$), junction capacitance ($C_{\rm gd}$, $C_{\rm gs}$, $C_{\rm ds}$), etc. Some parameters are equivalent parameters inside the die, while some parameters are introduced by the external circuit such as the package and the PCB. In general, parasitic inductance and φ have an impact on the dynamic transient while $\underline{R}_{\rm dson}$ can affect the static current distribution. $V_{\rm th}$ and $V_{\rm dr}$ are coupled with both dynamic and static current distribution. Therefore, it is necessary to investigate and quantify the impact of each parameter on the current distribution.

The typical current waveform of two paralleled SiC MOSFETs, i.e., M1 and M2, is plotted in Fig. 2. M1 turns on slightly earlier than M2 and it can lead to current transient imbalance between the two MOSFETs. In Fig. 2, the turn-on transient of M1 starts at t1. The switching transient ends completely at t5. After t5, I_{ds} of the two MOSFETs will slowly come into a steady state and they are proportional to the conductance in the ON state.

A. Static imbalance

The static imbalance occurs due to the mismatched $R_{\rm dson}$ of each power MOSFET as shown in Fig. 3. It is straightforward that the current is proportional to the conductance of the MOSFET. Generally, $R_{\rm dson}$ can be calculated with (1).

$$R_{dson} = \frac{L}{W\mu_n C_{ox}(V_{gs} - V_{th})}$$
 (1)

In (1), L, W, $\mu_{\rm n}$, and $C_{\rm ox}$ denote the length, width of each cell of power MOSFET, mobility of electron, and gate oxide capacitance, respectively. These parameters are determined in the midst of die manufacturing process and they are usually constant once the dies are fabricated. Thus, $V_{\rm gs}$ and $V_{\rm th}$ are the two variables that can affect the static current distribution.




Fig. 3. The equivalent circuit of static current distribution.

For SiC MOSFET, the temperature coefficient of $R_{\rm dson}$ can be positive or negative which is determined by the junction temperature. For MOSFETs with positive temperature coefficient, $R_{\rm dson}$ increases when junction temperature rises and the conduction loss can reduce due to reducing $I_{\rm ds}$. Therefore, these devices have self-balance capability and it is beneficial for paralleling. However, for some lower-voltage SiC MOSFETs, the drift region is usually designed to be thin to reduce the total $R_{\rm dson}$. The resistance on the channel which has a negative temperature coefficient is the dominant part of the $R_{\rm dson}$. Therefore, these devices have poor self-balance capability.

Another problem is the drift of gate threshold voltage $V_{\rm th}$ which is brought by the gate stress. For Si IGBT, V_{th} drift is not so serious that has a large impact on the current sharing. However, for SiC MOSFET, V_{th} drift is more frequent and it cannot be neglected. The static characterization results of a SiC power module are plotted in Fig. 4. Twelve groups of tests are conducted under each junction temperature. From Fig. 4, $V_{\rm th}$ occasionally changes from the typical value of 3.3 V to a random value between 2.4 V and 3.9 V. Also, Vth reduces as the junction temperature increases. The typical $V_{\rm th}$ under 150°C reduces to 2.2 V. Thus, V_{th} is not a constant value during the normal operation condition. H. Jiang [35] has conducted a comprehensive experimental study on the $V_{\rm th}$ drift for SiC MOSFET. It shows that negative bias of driver voltage can trigger large $V_{\rm th}$ variation. From (1), the $V_{\rm th}$ drift can change the $R_{\rm dson}$ and introduce challenges for current sharing. Note that the $V_{\rm th}$ drift not only affects the static imbalance but also the dynamic imbalance will be introduced in the following section.




Fig. 4. The measured gate threshold voltage [53].

For the sake of the aforementioned problems, the self-balance effect cannot completely compensate the static current imbalance. Thus, it is necessary to propose an active current sharing method for static imbalance.

B. Dynamic imbalance

From Fig. 2, the turn-on transient of the drain current for paralleled devices comprises several stages including current rising (t2-t3), overshoot (t3-t4), and current rebalancing (t4-t5) as plotted in Fig. 5. The dynamic imbalance at current rising stage perform as delay time mismatch and *di/dt* mismatch. At the overshoot stage, it is the difference of peak current. In the rebalancing stage, which is the stage with the longest duration widely observed [5] [12] [14], the dynamic imbalance performs as a current rebalancing process from dynamic distribution to static distribution.




Fig. 5. The three stages of dynamic current imbalance.

(1) Stage I and II: Current rising and overshoot

Dynamic imbalance in the two stages is the consequence of mismatched switching transient process. There are two important indices for the switching transient: switching speed and switching start time. Changing of $I_{\rm ds}$ and $V_{\rm ds}$ occurs during the Miller plateau. The $I_{\rm ds}$ switching slew rate, i.e., di/dt, has a large impact on the degree of imbalance. The di/dt of the turnon process can be roughly evaluated with (2) [22].

$$di / dt = \frac{g_{fs} \left(V_{dron} - 0.5 V_{th} - 0.5 V_{miller1} \right)}{R_g C_{iss} + L_s g_{fs}}$$
 (2)

In (2), $V_{\rm dron}$ and $V_{\rm miller1}$ denote the normal turn-on driver voltage and the Miller plateau voltage, respectively. Herein, $V_{\rm miller1} = V_{\rm th} + I_o / g_{\rm fs}$ and $g_{\rm fs}$ is the transconductance of the SiC MOSFET. From (2), the mismatch of the multiple variables such as common source inductance $L_{\rm s}$, $g_{\rm fs}$, input capacitance $C_{\rm iss}$, $V_{\rm th}$, and driver voltage has a large impact on di/dt. Generally, if the two MOSFETs start synchronously, the MOSFET with higher di/dt will withstand a higher turn-on overshoot current and a lower turn-off overshoot current. To realize a current balance in the two stages, the di/dt should match with each other and the current rising action should be synchronized.

(2) Stage III: Current rebalancing

The current rebalancing process results from different distribution principles in turn-on transient and static on-state. When the dynamic current is mismatched at t3 in Fig. 5, there is an equivalent loop current between the two MOSFETs. Due to the parasitic inductance in the power loop, i.e., $L_{\rm ds1}$ and $L_{\rm ds2}$ in Fig. 3, the loop current cannot be eliminated immediately. It will slowly reduce to the steady-state current which is determined by the $R_{\rm ds_on}$ of both MOSFETs. Therefore, stage III is usually much longer than stage I and II.




Fig. 6. The LTspice simulation results for dynamic imbalance caused by asynchronous gate signal. (a) φ =8 ns. (b) φ =16ns.

The LTspice simulation results of two paralleled SiC MOSFETs under an asynchronous gate signal are given in Fig. 6. In the simulation, the lagging time between the two SiC MOSFETs is φ . Longer φ leads to a larger degree of imbalance. In the worst case, when φ is very long, all turn-on stress will be

withstood by a MOSFET while another MOSFET operates in zero-voltage switching mode.

C. Current sharing methodologies

From the analysis above, there are multiple variables that can affect the static and dynamic current distribution. Some parameters such as the junction capacitance, parasitic inductance, and $V_{\rm th}$ are the intrinsic parameters on the circuit or the dies, which cannot be actively controlled. From the gate driver side, the driver voltage $V_{\rm dr}$, gate signal delay time φ , and gate resistance $R_{\rm g}$ can be controlled, which is usually implemented via utilizing AGDs.

The static current can only be adjusted by changing $V_{\rm dr}$. [36] and [29] introduces several AGD circuitries with adjustable normal turn-on voltage $V_{\rm dron}$. However, it should be noted that the larger $V_{\rm dr}$ also means higher saturation current and lower short-circuit withstand time, which are detrimental to the reliability of the system. Therefore, the design of the static current sharing should also consider this tradeoff.

The dynamic current can be changed by adjusting φ , $R_{\rm g}$, driver current I_g and V_{dr} . Both R_g and V_{dr} can change di/dtaccording to (2). Several variable gate resistance AGD circuitries are introduced in [37] [16] while variable gate voltage AGD circuitries are proposed in [36] [38]. Changing φ can hardly adjust the slew rate, but it can realize the dynamic current sharing via changing the peak current. Generally, the MOSFETs that turn on earlier and turn off later undergo higher current stress when the slew rate is the same. Changing I_g can be implemented by using the current source gate driver, which is another promising approach to control the dynamic drain current. The current source gate driver has a different mechanism from (2) as it directly determines the charging speed of the input capacitance [39]. Current mirrors are widely applied as a branch path of gate loop to sink or source gate current [18] [40] [41], or directly function as a driving source array [42].

Another critical part of close-loop current sharing control is signal feedback. Due to the fast switching speed of SiC MOSFET, stage I and II are very short. They are generally finished in a couple of nanoseconds. Therefore, measuring the current in stage I and II requires ultra-high-bandwidth sensors which are usually expensive and challenging to hardware design. In contrast, stage III is much longer than stage I and II. Measuring the current in stage III is much easier. Even though the switching loss is not generated in stage III, it can still indicate the current dynamic imbalance. In other words, if drain current at stage III is not balanced, it can be claimed that the dynamic transient is not balanced. Based on this argument, the current in stage III can be utilized as the feedback signal for dynamic current sharing control.


III. CIRCUIT OF THE CLOSE-LOOP AGD

Based on several state-of-the-art current sharing methodologies introduced in the last section, a close-loop

active gate driver circuit is designed for comprehensive current balancing and switching behavior optimization. First, the highfrequency current transformer is implemented for current error feedback and the design process is described. Then, the proposed circuit and its operating principle will be demonstrated.

A. Current sensing transformer

To implement close-loop control, current sensors are necessary to realize real-time current measurements. It should provide enough bandwidth since the proposed AGD needs to compensate for the dynamic and static current imbalance and the dynamic process can be finished in a couple of nanoseconds. Therefore, two current transformers are utilized for sensing drain-source current $I_{\rm ds}$. They are embedded into the PCB to reduce the length of the power loop. Compared with the existing AGD solutions, the impact of current transformers on the power loop impedance is low while its bandwidth is enough for $I_{\rm ds}$ sampling of SiC devices. The transduced $I_{\rm ds}$ from the current transformer will be conditioned into an analog signal with a signal conditioning circuit and delivered to the Analog/Digital Converters (ADCs) of the DSP controller for control signal processing.






Fig. 7. Current transformer design. (a) Structure. (b) Equivalent circuit.

The basic structure of the current transformers is shown in Fig. 7 (a). 3E12 toroid core is selected for the transformer. The measured current flows across the center of the toroid and the secondary side has ten turns of winding.

TABLE I SPECIFICATIONS OF APPLIED CURRENT TRANSFORMER

Parameter	Value
Turn ratio	10
Magnetic core	MnZn Ferrite
Burden resistor	1 Ω
Primary turns	1
Secondary turns	10
Bandwidth	100 MHz
Accuracy	±4% within 50 A
Physical dimensions	22 mm x 14 mm x 6 mm

A 1 Ω current sensing resistor R_b is utilized to transform the transduced current into a voltage signal. The equivalent circuit of the current transformer can be drawn in Fig. 7 (b). To have

high accuracy, the magnetizing inductance L_m should be larger so that there will be less current I_e diverted from secondary current I_s . To avoid saturation, a diode D_1 is connected in series with R_b . When the switch turns off, the reverse recovery voltage will quickly reset the magnetic core for the next switching cycle. Table I shows the current transformer specs.




Fig. 8. Bandwidth validation waveforms of the current transformer.

Fig. 8 shows the results of the current transformer bandwidth validation test. The current transformer is compared with a 30 MHz commercial Rogowski coil and a 100 MHz TCPA300 current probe. It can be seen that the waveform of the proposed current transformer matches well with the TCPA300, while the 30 MHz commercial Rogowski coil has distortions. Therefore, the performance of the proposed current transformer is close to a 100MHz current probe which is enough for this application.

B. Analog conditioning circuit

To achieve reliable and accurate current measurements, it is essential to carefully suppress the noise. Common mode noise poses a major challenge to these applications [43]. The switching noise and ringing can be coupled into the analog signal chain through both conductive and wireless paths. To address this problem, a high-speed differential buffer circuit is designed as shown in Fig. 9. A 700MHz operational amplifier LTC6229 is applied to ensure the signal integrity [44]. The two voltage follower circuits in the first stage can cancel the influence from the output impedance of the current transformer. The differential circuit at the second stage cancels the common mode noise. To improve the common mode noise rejection ratio (CMRR), a high-precision $1k\Omega$ resistor array LT5400 is used with an ultra-low match ratio of 0.0125% [45].




Fig. 9 Analog conditioning circuit.

C. The proposed AGD circuitry

The circuit and the control strategy of the proposed AGD




Fig. 10. The circuit scheme of the 3-L AGD and the control block diagram.

circuit are shown in Fig. 10. A gate driver with an integrated DSP controller is deployed to realize the drain to source current balancing control. Note that this DSP is a local controller for the AGD and it is not the converter main control unit.

First, the two drain-to-source currents are measured via two current transformers and then sent to the analog signal conditioning circuit to match the input range of internal ADC in the DSP. The drain-to-source currents are sampled with the 5 MSPS ADC, the sampling sequence of which is shown in Fig. 12. It should be noted that although the turn-on transient of SiC MOSFET can be finished in tens to hundreds nanoseconds, stage III has a longer duration with 1-2 us. A 5 MSPS ADC can sample enough points to capture accurate dynamic current error in stage III. A case is given in Fig. 11. The dynamic current imbalance at stage III can be clearly measured, while the current rising process cannot be identified.

Fig. 12 shows the sampling scheme of the proposed method. Continuous sampling is triggered with the sampling enable signal, which flips from low to high simultaneously with switching PWM signal PWM_{org} . Since the moment when the current starts rising is lagging with the flip instant of PWM_{org} , the sampling can cover the whole process of the current rising. When PWM_{org} flips from high to low, the sampling enables signal flips after a delay time T_{d_drv} for covering the whole process of current falling.

As shown in Fig. 10, according to the sampling results, the drain-to-source current is regarded as two stages: turn-on dynamic current and static current. The dynamic current is defined as the current at the first one μ s after the rising/falling edge of gate signals. The stage III current is defined as the current from 1.2 to 2 μ s. The average value of sampling points in the two stages is calculated respectively as $I_{\rm ds1,dyn}$, and $I_{\rm ds2,dyn}$ for dynamic current, $I_{\rm ds1,stc}$ and $I_{\rm ds2,stc}$ for static current. The dynamic currents are sent to the dynamic current error controller. The gate signal delay time φ between the two MOSFETs is adjusted via a PI controller to balance the dynamic current error as,

$$I_{err dyn} = I_{ds2,dyn} - I_{ds1,dyn}$$
 (3)

$$\varphi = I_{err_dyn} \cdot k_{p1} + I_{err_dyn} \cdot \frac{k_{i1}}{s}, \qquad (4)$$

where $I_{\text{err_dyn}}$ is the dynamic current error. k_{pl} and k_{il} denote the proportional and integral coefficients of the dynamic current sharing PI controller, respectively. To realize the flexible time delay φ , the EPWM deadband submodule is leveraged to switch the delay time between two gate signals [46].




Fig. 11. Sampling results of drain current.




Fig. 12. Sampling scheme of the proposed method.

At the same time, the static current error is sent to the static current error controller. Via controlling the duty cycle of the buck converter, the on-state driver voltage can be adjusted for static current balancing, which is expressed as

$$I_{err_stc} = I_{ds2,stc} - I_{ds1,stc}$$
 (5)

$$\Delta \mathbf{d} = I_{err_stc} \cdot k_{p2} + I_{err_stc} \cdot \frac{k_{i2}}{s}, \qquad (6)$$

where I_{err_stc} is the dynamic current error. k_{p2} and k_{i2} are proportional and integral coefficients of the PI controller for the static current sharing, respectively.




Fig. 13. Control sequence of the current balance.

To realize a close-loop current balancing continuously, a control sequence is designed as shown in Fig. 13. For each switching cycle, the gate signal profile is updated according to the computing result of the current balancing algorithm conducted in the previous cycle. At the same time, the drainto-source current is sampled. Once the turn-on current error and static current error are sampled, the current balancing algorithm can be conducted, and the PWM gate signal will be updated in the next switching cycle correspondingly.




Fig. 14. The multi-level gate driver voltage profile.

The 3-L turn-on can be implemented with the cascaded-connected driver buffers and the operating principles are demonstrated in [47]. The 3-L driver voltage profiles are plotted in Fig. 14. During the miller plateau of turn-on transient, the driving voltage is switched from V_{dr_on} to an intermediate voltage V_{INT} . Via pulling down the driver voltage, the slew rate is adjusted, and the overshoot current can be suppressed.

An isolated power supply is utilized to generate the driver voltage $V_{\rm in}$. Its output is connected to a buck converter. Via

controlling the duty cycle of the buck converter, the DSP can regulate the on-state driver voltage, i.e., $V_{\rm dr_on}$ in Fig. 10, to the desired level. The gate signal delay time φ between the two MOSFETs is generated by the High-Resolution Pulse Width Modulation (HRPWM) register of the DSP controller.

From (1), higher $V_{\rm dr_on}$ can reduce $R_{\rm ds_on}$, and the ON-state current is higher. Thus, adjusting $V_{\rm dr_on}$ can effectively change the static current distribution. The dynamic imbalance can be adjusted via changing the gate signal delay time φ between the two paralleled devices. Simulation is conducted with LTspice to study the impact of φ on the dynamic current distribution in Fig. 15. Manually delaying the gate signal of MOSFET #2 by 10 ns, the dynamic imbalance is alleviated. It can be seen that when the gate signal is synchronous, the $I_{\rm ds}$ overshoot of MOSFET #2 is higher than that of MOSFET #1 due to faster switching transient.




Fig. 15. Current waveform of two devices under different φ .

An experimental study is also conducted to quantify how φ can affect the current distribution. Twenty CREE C3M0021120D discrete devices are prescreened and two MOSFETs with the same $R_{\rm ds_on}$ and different $C_{\rm oss}$ are selected as the devices under test (DUTs). The experimental results which reveal the dynamic current distribution of the DUTs under different φ are plotted in Fig. 16 [48].




Fig. 16. The impact of φ and I_0 on ΔI_{ds} [48].

IV. CLOSE-LOOP CONTROL DESIGN

From Fig. 10, there are two major control loops, i.e., static current and dynamic current loop. The static current control objective is V_{dr_on} while the dynamic current control objective

is gate signal delay time φ . In this section, the design of the two control loops will be demonstrated.

A. Static current adjustment

The feedback signal is the on-state current. The dynamic current can be adjusted by changing φ of the PWM signal. This section will demonstrate the design of the control parameters of the two loops.




Fig. 17. The control block diagram for the static imbalance.

The $V_{\rm dr_on}$ adjustment is implemented with the buck converter. The control block diagram can be found in Fig. 17. The sampling delay is caused by the sensors and analog/digital converter. The computation delay is caused by the signal processing in the DSP controller. With the given signals from the DSP controller, the buck converter can regulate to the level desired. The control plant is the power MOSFET. The static current distribution is proportional to the conductance in the on-state. Therefore, $I_{\rm loop}=I_{\rm ds1_on}-I_{\rm ds2_on}$ of the MOSFET can be calculated with (7).

$$I_{loop} = \frac{\left(\alpha_{1}V_{dr1_on} - \alpha_{2}V_{dr2_on} - \alpha_{1}V_{th1} + \alpha_{2}V_{th2}\right)I_{o}}{\alpha_{1}V_{dr1_on} + \alpha_{2}V_{dr2_on} - \alpha_{1}V_{th1} - \alpha_{2}V_{th2}}$$
(7)

In (7), α denotes $W\mu_n C_{ox} / L$. To simplify the analysis, the AGD maintains $V_{\text{dr2_on}}$ at a constant level. Via adjusting $V_{\text{dr1_on}}$, the current can be balanced. From (7), the equation is linear. The computation delay is introduced by the signal processing in the DSP controller. Since the signal of the last switching period will be utilized in this switching period, the computation delay is generally $e^{-sT_{sw}}$ where T_{sw} is the switching period. The sampling delay is e^{-sT_s} and T_{sp} is the sampling period of the sensor. The sensor frequency is much higher than the switching frequency, thus the sampling delay is very low. The isolated power supply can adjust V_{cc} with the control signal.




Fig. 18. The Bode plot of the static current sharing control.

The Bode plot of the open-loop transfer function for the static current control is illustrated in Fig. 18. Note that

decreased control gains reduce the magnitudes, while the phase characteristics are not impacted. It is preferred to shape the loop gain below 0 dB to properly damp down the high-frequency disturbances.

B. Dynamic current adjustment

The dynamic current imbalance can be addressed by changing the delay time of gate signal φ . Similar to the static current imbalance, computation delay is introduced by the DSP control signal processing. With the control block diagram, the feedback loop can be designed. The control plant is gate signal φ to $\Delta I_{\rm ds}$. An experimental study is conducted to quantify the formula from φ to $\Delta I_{\rm ds}$. From Fig. 16, the relationship of $\Delta I_{\rm ds}$ vs. φ can be fitted with an exponential function as shown in (8).

$$\Delta I_{ds} = I_o - I_o * e^{\alpha \varphi + \beta I_o} \tag{8}$$

In (8), β denotes the fitting coefficients. The close-loop control block diagram is given in Fig. 19. Also, the implementation of signal delay is very fast since it is generated inside the DSP controller. The calculated value in the n-th switching cycle will utilize in the (n+1)-th switching cycle. Thus, computation delay on the DSP is considered as a switching period $T_{\rm sw}$. Combining (8) and Fig. 19, the stability for close-loop dynamic current sharing control parameters can be optimized using the bode plot that is given in Fig. 20.




Fig. 19. The control block diagram for the dynamic imbalance.




Fig. 20. The Bode plot of the dynamic current sharing control.

V. EXPERIMENTAL VERIFICATION

A multi-pulse test circuit experimental prototype, as shown in Fig. 21, is constructed to validate the functionality of the proposed AGD scheme. The local controller is a TI TMS320F28379D processor. The two DUTs in parallel are CREE C2M0045170D and Microchip MSC035SMA170B respectively to manually generate the current imbalance.

The AGD board can be found in Fig. 22 (a). The gate signal isolation utilizes fiber optics while the driver power supply is a

5W CUI isolated power supply that provides $V_{\rm in}$. The buck converter is implemented on the driver board. The schematics of the AGD are shown in Fig. 22 (b).




Fig. 21. The multi-pulse test setup.




Fig. 22. Intelligent gate driver for close-loop current sharing. (a) Gate driver setup. (b) Gate driver schematics.

Two current transformers are utilized to transduce $I_{\rm ds}$ and the current signal is conditioned with two analog voltage follower circuits. An IL710 digital isolator is employed between the DSP and the cascaded driver buffer circuit to generate a three-level turn-off profile. To validate the functionality of close-loop control, 100 pulses are generated, and the maximum $I_{\rm ds}$ for each MOSFET. The bus voltage is 600V while the current is 15A for each device. The control parameters are listed in Table II.

TABLE II THE CONTROL SYSTEM PARAMETERS

Elements	Parameter	Value
Control loop	Controller coefficient	$K_{\rm pl}$ =0.19, $K_{\rm il}$ =0.21 $K_{\rm p2}$ =0.28, $K_{\rm i2}$ =0.15
	Switching frequency (f_{sw})	10 kHz
	Sampling frequency (f_{sp})	5 MHz
Control platform	Part number	TMS320F28377SPZPT
	Core processor	C28x 32-bit
	Speed	200MHz
	Number of I/O	41
	Program Memory Size	1 MB
	ADC	12bit, 4 modules, 14 channels
	PWMs	24 channels (16 HRPWMs)

The switching frequency of the continuous pulse is 10 kHz and the signal sampling frequency is 5 MHz which is enough to feedback the current signal. The experimental results and the current sampling points of the multi-pulse test are given in Fig. 23.

Fig. 23 (a) is the waveform of the original condition which shows that both static and transient $I_{\rm ds}$ on the two DUTs are not balanced due to mismatched electrical parameters. The $V_{\rm gs}$ of




Fig. 23. The experimental results and current sampling points of multiple pulse test. (a) Without close-loop control. (b) With static currentclose-loop control. (c) With static and dynamic current sharing control. (d) Without 3-L turn-on driver voltage.

both MOSFETs is 20V. There are 1.5A static current mismatches, and the difference between the turn-on transient current peak is 10 Amps. To present the control effect of dynamic and static current control, the static current control is initiated first while the dynamic is disabled. The test results are shown in Fig. 23 (b). The $V_{\rm gs1}$ increases to 22 V while $V_{\rm gs2}$ reduces to 18 V. The static current imbalance is completely suppressed while dynamic current sharing is not compensated. After 60 pulses, the control loop for dynamic current sharing is enabled and makes V_{gs2} lag behind V_{gs1} for 72 ns as shown in Fig. 23 (c). The difference in peak turn-on $I_{\rm ds}$ reduces from 12 A to 0.8 A. Fig. 23 (d) shows the waveform without 3-L turnon driver voltage. Comparing Fig. 23 (c) and (d), the 3-L turnon can reduce the overshoot voltage from 25% to 12%. The experimental results have validated the functionality of the proposed AGD-based current sharing scheme. It can not only suppress the overshoot current but also compensate for the static and dynamic current imbalance. Note that the drain turnoff I_{ds} of the two devices match with each other in Fig. 22, which is realized by a pre-set turn-off delay time for two driving signals. Since the turn-off current error behaves as an overshoot [15] with a short duration, it is not included in this close-loop design.




Fig. 24. The response curves of current errors with current balancing control.

Fig. 24 shows the response curve of current errors in the current balancing control process. Note that the dynamic control and static control for Fig. 23 are started simultaneously. The initial static error and dynamic current error are 3A and 7.5A, respectively. After 5ms, the PI controller operates to suppress the error and both errors decline rapidly.

A noteworthy phenomenon in Fig. 24 is that the static current error control is coupled with the turn-on dynamic current error control. During the convergence process, the dynamic current error response curve shows a fluctuation. This is due to the fact that the adjustment of $V_{\rm dr_on}$ for the static error balancing loop can affect the performance of the turn-on current transient as described in equation (2), which further impacts the turn-on dynamic current error. Any change in $V_{\rm dr1_on}$ results in a corresponding change in $V_{\rm gs}$ during the turn-on transient, which, in turn, affects the $I_{\rm ds}$ response. Therefore, in control parameter design, it is important to carefully

consider the coupling between two control loops.

VI. DISCUSSION

In practical application scenarios, to realize a higher current rating, more than two devices/modules are usually connected in parallel. For instance, a Tesla Model 3 EV uses six T-pak SiC MOSFETs in parallel in the main inverter. It poses higher the current sharing challenge. This section discusses the application of the proposed current sharing method in these scenarios.

A. Paralleling Device Amount

The amount of devices in parallel is highly associated with the employed hardware. In this section, this issue will be discussed via a case study. Each device requires an independent current transformer and a gate driver buffer as shown in Fig. 25. The number of paralleling devices is determined by the employed AGD DSP specs, such as ADCs and computation capability. For instance, a TMS320F-28377s DSP controller has four integrated synchronized sampling ADC modules. By sharing one ADC module between two current samplings and assigning interleaved samplings correspondingly, it can support up to 8-devices paralleling.




Fig. 25. Application scheme for multi-paralleled SiC devices.

The computation resources of a DSP are occupied by the calculation of average current value, current error, PI controller, and PWM configuration. To implement more devices paralleling, some parallel processing functions including Direct Memory Access (DMA) [49], Control Law Accelerator (CLA) [46], and Configurable Logic Block (CLB) [50] can be leveraged to reduce the computation load of the DSP. Besides, the equivalent high-speed sampling approach can be considered to increase the utilization of ADC resources [51].

B. Current sharing of multi-dice paralleling in a power module

A power module usually comprises multiple dice in parallel to boost the current rating. Therefore, in some conditions, when the current is unbalanced in a power module, it is desired to implement the proposed current sharing method. Fig. 26 gives a potential circuitry for the proposed current balancing method. In Fig. 26, the gate side of each MOSFET should be separated and driven by an independent buffer, which allows decoupled gate signal delay and driving voltage level adjustment on each die. Consequently, the gate pin of each die must be connected separately, necessitating additional considerations for the module's direct bonding copper layout design.




Fig. 26. Application of the proposed current sharing method in a multi-dice power module.

A close-loop current balancing approach for power modules requires accurate measurement of the drain-to-source current of each die. Designing a compact, non-intrusive, and high-bandwidth current sensor is a critical challenge due to the small size and the complex operating environment within the module [51]. Furthermore, integrating these current sensors inside the module requires advanced packaging technology.

VII. CONCLUSION

In this paper, a digital close-loop active gate driver based on the patent is proposed for both static and dynamic current sharing. A local DSP controller can compensate for the current imbalance with sensed current signals. Via changing the turn-on driver voltage and the lagging time between the gate signals, the static and dynamic current are effectively adjusted respectively. The 3-L turn-on driver voltage profile can effectively suppress the overshoot current. The continuous pulse test results have validated the functionality of the proposed circuit and the control strategy. The scalability in multi-dice current sharing inside a power module and the maximum amount of paralleling devices are discussed. They figure out the next research topic.

VIII. ACKNOWLEDGEMENT

This material is based up work supported in part by Anhui Natural Science Foundation, China under grant 2208085QE164, and in part by the National Science Foundation under Grant No. 1939144, Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.

REFERENCES

[1] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. PortilloGuisado, M. A. M. Prats, J. I. Leon and N. Moreno-Alfonso, "Power-electronic systems for the grid integration of renewable energy sources: A survey," *IEEE Trans. Ind. Electron.*, vol. 53, no. 4, pp. 1002-1016, Jun. 2006.

- [2] X. She, A. Q. Huang, Ó. Lucía and B. Ozpineci, "Review of silicon carbide power devices and their applications," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8193-8205, Oct. 2017.
- [3] S. Zhao, X. Zhao, Y. Wei, Y. Zhao and A. Mantooth, "A review of switching slew rate control for silicon carbide devices using active gate drivers," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 4, pp. 4096 - 4114, 2020.
- [4] Z. Chen, Y. Yao, D. Boroyevich, K. D. T. Ngo, P. Mattavelli and K. Rajashekara, "A 1200-V, 60-A SiC MOSFET multichip phase-leg module for high-temperature, high-frequency applications," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2307-2320, May 2014.
- [5] H. Li, W. Zhou, X. Wang and S. Munk-Nielsen, "Influence of paralleling dies and paralleling half-bridges on transient current distribution in multichip power modules," *IEEE Trans. Power Electron.*, vol. 33, no. 8, pp. 6483-6487, 2018.
- [6] A. Borghese and et al., "Statistical analysis of the electrothermal imbalances of mismatched parallel SiC power MOSFETs," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 3, pp. 1527-1538, Sept. 2019.
- [7] G. Ghaisas and S. Krishnan, "Thermal influence coefficients-based electrothermal modeling approach for power electronics," *IEEE Trans. Compon., Packag., Manuf*, vol. 11, no. 8, pp. 1187-1196, Aug. 2021.
- [8] Z. Zhang, J. Dyer, X. Wu, F. Wang, D. Costinett, L. M. Tolbert and B. J. Blalock, "Online junction temperature monitoring using intelligent gate drive for SiC power devices," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7922-7932, 2019.
- [9] Z. Ni, X. Lyu, O. P. Yadav, B. N. Singh, S. Zheng and D. Cao, "Overview of real-time lifetime prediction and extension for SiC power converters," *IEEE Trans. Power Electron.*, vol. 35, no. 8, pp. 7765-7794, 2020.
- [10] X. Deng, X. Li, X. Li, H. Zhu, X. Xu, Y. Wen, Y. Sun, W. Chen, Z. Li and B. Zhang, "Short-circuit capability prediction and failure mode of asymmetric and double trench SiC MOSFETs," *IEEE Trans. Power Electron.*, vol. 36, no. 7, pp. 8300-8307, 2021.
- [11] J. Ke, Z. Zhao, P. Sun, H. Huang, J. Abuogo and X. Cui, "Chips classification for suppressing transient current imbalance of parallelconnected silicon carbide MOSFETs," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3963-3973, Apr. 2020.
- [12] J. Ke, Z. Zhao, Q. Zou, J. Peng, Z. Chen and X. Cui, "Device screening strategy for balancing short-circuit behavior of paralleling silicon carbide MOSFETs," *IEEE Trans. Device Materials Reliability*, vol. 19, no. 4, pp. 757-765, Dec. 2019.
- [13] J. Qu, Q. Zhang, X. Yuan and S. Cui, "Design of a paralleled SiC MOSFET half-bridge unit with distributed arrangement of DC capacitors," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10879-10891, Oct. 2020.
- [14] Z. Zeng, X. Zhang and Z. Zhang, "Imbalance current analysis and its suppression methodology for parallel SiC MOSFETs with aid of a differential mode choke," *IEEE Trans. Ind. Electron.*, vol. 67, no. 2, pp. 1508-1519, 2020.
- [15] Y. Wen, Y. Yang and Y. Gao, "Active gate driver for improving current sharing performance of paralleled high-power SiC MOSFET modules," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 1491-1505, Feb. 2021.
- [16] A. P. Camacho, V. Sala, H. Ghorbani and J. L. R. Martinez, "A novel active gate driver for improving SiC MOSFET switching trajectory," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 9032 - 9042, 2017.
- [17] S. Kawai, T. Ueno, H. Ishikuro and K. Onizuka, "An active slew rate control gate driver IC with robust discrete-time feedback technique for 600-V superjunction MOSFETs," *IEEE J. Solid-State Circuits*, vol. 58, no. 2, pp. 428 - 438, 2023.
- [18] Y. Sukhatme, V. K. Miryala, P. Ganesan and K. Hatua, "Digitally controlled gate current source-based active gate driver for silicon carbide MOSFETs," *IEEE Trans. Ind. Electron.*, vol. 67, no. 12, pp. 10121 10133, 2020.

- [19] Z. Zhang, F. Wang, L. M. Tolbert and B. J. Blalock, "Active gate driver for crosstalk suppression of SiC devices in a phase-Leg configuration," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1986 - 1997, 2014.
- [20] S. Zhao and et al., "Adaptive multi-level active gate drivers for SiC power devices," *IEEE Trans. Power Electron.*, vol. 35, no. 2, pp. 1882 - 1898, 2020.
- [21] P. Xiang, R. Hao, J. Cai and X. You, "An active gate driver of SiC MOSFET module based on PCB Rogowski Coil for optimizing tradeoff between overshoot and switching loss," *IEEE Trans. Power Electron.*, vol. 38, no. 1, pp. 245 - 260, 2023.
- [22] S. Zhao, X. Zhao, A. Dearien, Y. Wu, Y. Zhao and H. A. Mantooth, "An intelligent versatile model-based trajectory-optimized active gate driver for silicon carbide devices," *IEEE Trans. Emerg. Sel.*, vol. 8, no. 1, pp. 429 - 441, 2020.
- [23] Z. Zhang, C. Liu, Y. Si, Y. Liu, M. Wang and Q. Lei, "A closed-loop current source gate driver with active gate current control for dynamic voltage balancing in series-connected GaN HEMTs," *IEEE open j.* power electron., vol. 2, pp. 463 - 482, 2021.
- [24] Y. Xue, J. Lu, Z. Wang, L. M. Tolbert, B. J. Blalock and F. Wang, "Active compensation of current unbalance in paralleled silicon carbide MOSFETs," in *IEEE Appl. Power Electron. Conf. Expo.*, Fort Worth, TX, USA, 2014.
- [25] X. Huang, F. Mu, Y. Liu, Y. Wu and H. Sun, "Asynchronous gate signal driving method for reducing current imbalance of paralleled IGBT modules caused by driving circuit parameter difference," *IEEE Access*, vol. 9, pp. 86523 - 86534, 2021.
- [26] X. Wang, Y. He, J. Zhang, S. Shao, H. Li and C. Luo, "An active gate driver for dynamic current sharing of paralleled SiC MOSFETs," in *IEEE Trans. Energy Convers.*, Vancouver, BC, Canada, 2021.
- [27] M. Sasaki, H. Nishio, A. Shorten and W. T. Ng, "Current balancing control for parallel connected IGBTs using programmable gate driver output resistance," in 2013 25th International Symposium on Power Semiconductor Devices & IC's, Kanazawa, Japan, 2013.
- [28] M. Sasaki, H. Nishio and W. T. Ng, "Dynamic gate resistance control for current balancing in parallel connected IGBTs," in *IEEE Appl. Power Electron. Conf. Expo.*, Long Beach, CA, USA, 2013.
- [29] Y. Wei, L. Du, X. Du and H. A. Mantooth, "Multi-level active gate driver for SiC MOSFETs with paralleling operation," in 2021 IEEE 22nd Workshop on Control and Modelling of Power Electronics (COMPEL), Cartagena, Colombia, 2021.
- [30] X. Li and et al., "High voltage SiC power module optimized for low parasitics and compatible system interface," in *IEEE Appl. Power Electron. Conf. Expo.*, Houston, TX, USA, 2022.
- [31] L. Du, Y. Wei, X. Du, A. Stratta, Z. Saadatizadeh and H. A. Mantooth, "Digital active gate driving system for paralleled SiC MOSFETs with closed-loop current balancing control," in *IEEE Trans. Energy Convers.*, Detroit, MI, USA, 2022.
- [32] Y. Lobsiger and J. W. Kolar, "Closed-loop di/dt and dv/dt IGBT gate driver," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 3402 - 3417, Jun. 2015.
- [33] Y. He, X. Wang, J. Zhang, S. Shao, H. Li and C. Luo, "Analysis on static current sharing of N-paralleled silicon carbide MOSFETs," in *IEEE Trans. Energy Convers.*, Vancouver, BC, Canada, 2021.
- [34] D.-P. Sadik, J. Colmenares, D. Peftitsis, J.-K. Lim, J. Rabkowski and H.-P. Nee, "Experimental investigations of static and transient current sharing of parallel-connected silicon carbide MOSFETs," in *Proc. European Conf. Power Electron. Appl. (EPE)*, Lille, France, 2013.
- [35] H. Jiang, X. Zhong, G. Qiu, L. Tang, X. Qi and L. Ran, "Dynamic gate stress induced threshold voltage drift of silicon carbide MOSFET," *IEEE Electron Device Lett.*, vol. 41, no. 9, pp. 1284-1288, Sept. 2020.
- [36] X. Du, Y. Wei, A. Stratta, L. Du, V. S. Machireddy and A. Mantooth, "A four-level active gate driver with continuously adjustable intermediate gate voltages," in *Proc. IEEE Appl. Power Electron.* Conf. Expo., Houston, TX, USA, 2022, pp. 1379-1386.

- [37] A. Anurag, S. Acharya, Y. Prabowo, G. Gohil and S. Bhattacharya, "Design considerations and development of an innovative gate driver for medium-voltage power devices with high dv/dt," *IEEE Trans. Power Electron.*, vol. 34, no. 6, p. 5256–5267, Jun. 2019.
- [38] Z. Wang, X. Shi, L. M. Tolbert, F. Wang and B. J. Blalock, "A di/dt feedback-based active gate driver for smart switching and fast overcurrent protection of IGBT modules," *IEEE Trans. Power Electron.*, vol. 29, no. 7, p. 3720–3732, Jul. 2014.
- [39] Z. Zhang, F.-F. Li and Y.-F. Liu, "A high-frequency dual-channel isolated resonant gate driver with low gate drive loss for ZVS fullbridge converters," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 3077-3090, 2013.
- [40] Y. He, X. Wang, S. Shao and J. Zhang, "Active gate driver for dynamic current balancing of parallel-connected SiC MOSFETs," *IEEE Trans. Power Electron.*, vol. 38, no. 2, pp. 6116-6127, May 2023.
- [41] H. Gui, Z. Zhang, R. Chen, J. Niu, L. M. Tolbert, F. Wang, B. J. Blalock, Costinett, D. J. and B. B. Choi, "Current source gate drive to reduce switching loss for SiC MOSFETs," *Proc. IEEE Appl. Power Electron. Conf.*, pp. 972-978, 2019.
- [42] Texas Instruments, "DRV835x 100-V three-phase smart gate driver datasheet (Rev. A)," [Online]. Avaliable: https://www.ti.com/lit/ds/symlink/drv8353.pdf, 2019.
- [43] Bosshard, Roman, Kolar and J. W, "All-SiC 9.5 kW/dm3 on-board power electronics for 50 kW/85 kHz automotive IPT system," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 1, pp. 419-431, 2017.
- [44] A. Devices, "LTC6229 datasheet and product info.," [Online]. Avaliable: https://www.analog.com/en/products/ltc6229.html, 2019.
- [45] Analog Devices, "LT5400 datasheet and product info.," [Online]. Avaliable: https://www.analog.com/en/products/ lt5400.html, 2011.
- [46] Texas Instruments, "TMS320F2837xS Microcontrollers," [Online]. Available: https://www.ti.com/product/TMS320F 28377S, Dallas, TX, USA, Feb. 2021.
- [47] H. A. Mantooth, S. Zhao and A. Dearien, "Intelligent multi-level voltage gate driving system for semiconductor power devices". USA Patent US11277127B1, 15 Mar 2022.
- [48] C. Wang, S. Zhao, J. Wang, H. Li and L. Ding, "Analytical model of the parallel-connected silicon carbide MOSFET switching behavior under asynchronous gate signals," in *Proc. Int. Transportation Electrification Conf. - Asia Pacific*, Haining, Zhejiang, China, 2022.
- [49] Texas Instruments, "Increasing data throughput using the new C2000 DMA," [Online]. Available: https://www.ti.com/seclit/ml/sprp743/sprp743.pdf, 2008.
- [50] Texas Instruments, "CLB tool," [Online] Avaliable: https://www.ti.com/lit/ug/spruir8a/spruir8a.pdf?ts=1683509675295, 2020.
- [51] Y. Xue, J. Lu, W. Zhiqiang, L. M. Tolbert, B. J. Blalock and F. Wang, "A compact planar rogowski coil current sensor for active current balancing of parallel-connected silicon carbide MOSFETs," *Proc. IEEE Energy Convers. Congr. Expo.*, pp. 4685-4690, 2014.
- [52] L. Du, H. Cao, Z. Saadatizadeh, Y. Zhao and H. A. Mantooth, "A simple switching-event dependent high-frequency sampling method for power conversion system," *IEEE Trans. Power Electron.*, vol. 38, no. 6, pp. 6880 - 6885, 2023.
- [53] H. Li, S. Zhao, X. Wang, L. Ding, H. A. Mantooth, "Parallel connection of silicon carbide MOSFETs — Challenges, mechanism, and solutions," *IEEE Trans. Power Electron*. (Early Access)



Liyang Du received the B.Sc. degree in automation from Shandong University, Jinan, China, in 2017. He received the M.Sc. degree in electrical engineering from Tianjin University, Tianjin, China. In 2020, He worked as an Analog Engineer in Texas Instruments, Shanghai, China. He is currently pursuing the Ph. D. degree in University of Arkansas, USA. His current research interests include active gate drivers, SiC MOSFET applications, Multi-level converters.



Xia Du (S'19) received the B.Eng. degree in automation from Hunan University of Science and Technology, Hunan, China, in 2017, the M.S. degree in electrical Engineering from Minnesota State University, Mankato, USA, in 2020. Currently, she is pursuing her Ph.D. degree at the University of Arkansas.

From 2017 to 2018, she was a general manager assistant with Dongguan CHAM Battery Technology

Company, Ltd., Dongguan, China. She is a Research Assistant in the Department of Electrical Engineering of University of Arkansas since Aug. 2020, her research interests include active gate driver design, current transducer design, wide bandgap devices, renewable energy integration and smart grid.



Shuang Zhao (S'13–M'20) received B.S. and M.S. degrees in electrical engineering from Wuhan University, Wuhan, China, in 2012 and 2015, respectively. He received his Ph.D. degree in electrical engineering from the University of Arkansas, Fayetteville, AR, USA in 2019. In 2018, he was an intern at ABB US Corporate Research Center, Raleigh, NC, USA. In 2019, he joined Infineon Technologies, El Segundo, USA where he was a Sr. Application Engineer for ATV. Since 2022,

he has been with Hefei University of Technology, Hefei, Anhui, China, where he is currently an associate professor in the Department of Electrical Engineering. His research interests include wide bandgap device applications, gate drivers, vehicle electrification, and distributed generation.

Dr. Zhao has published more than 30 peer-reviewed papers, holds 2 US patents and 10 pending China patents. He serves as a Guest Co-EiC for IEEE Open Journal of Power Electronics, a Guest Editor for IET Power Electronics and MDPI Electronics. He was a recipient of the Outstanding Presentation Award of APEC 2018. He received Young Elite Scientist Sponsorship Program Award by China Association for Science and Technology in 2022.



Zhiqing Yang (IEEE Member) received the B.S. degree from Southwest Jiaotong University, Chengdu, China, in 2013, and the M.S. and Dr.-Ing. degrees from RWTH Aachen University, Aachen, Germany, in 2017 and 2021, respectively, all in electrical engineering.

From April 2016 to September 2016, he was a Research Intern with Advanced Technology R&D Center, Mitsubishi Electric, Amagasaki, Japan. He is currently an Associate Professor with the School of

Electrical Engineering and Automation, Hefei University of Technology, and is with the Institute of Energy, Hefei Comprehensive National Science Center. His research interests include power electronics in renewable generations and automobile applications, power converters with wide-bandgap semiconductors. Dr. Yang serves as the Guest Editor of CPSS Transactions on Power Electronics and Applications.



Yuqi Wei (Member, IEEE) was born in Henan, China, in 1995. He received his B.S. degree in Electrical Engineering from Yanshan University, Hebei, China, in 2016, and his M.S. degree in Electrical Engineering from University of Wisconsin-Milwaukee (UWM), Wisconsin, U.S.A., in 2018. He received another M.S. degree in Electrical Engineering from Chongqing University, Chongqing, China, in 2019. He was a Visiting Researcher with Kiel University, Germany from September to December 2021. He received his Ph.D. degree in

Electrical Engineering from the University of Arkansas, Fayetteville, U.S.A, in 2022. He was a Post-doc researcher at University of Arkansas in 2022. Since 2023, he has been a tenure track Research Professor with Xi'an Jiaotong University.

His current research interests include wide band gap devices and design automation. Dr. Wei received the 2020 IEEE Power Electronics Society Transactions Second Place Prize Paper Award, 2021 IEEE IFEEC best conference paper award and 2022 IEEE TEC Prize Ph.D. Thesis Talk Award.



Lijian Ding received the B.S. degree and the M.S. degree in electrical materials and insulation technology from the Harbin Institute of Electrical Engineering, Harbin, China, in 1992 and 1995, respectively, the Ph.D. degree in theory and new technology of electrical engineering from the North China Electric Power University, Beijing, China, in 2000. In 2018, he joined the School of Electrical Engineering and Automation, Hefei University of Technology (HFUT), Hefei, China where he was the dean and a full professor. He also leads the Institute of Energy,

Hefei Comprehensive National Science Center. From 2022, he is serving as the vice president of HFUT. His research interests include high-voltage technology and fault identification, EMC, and reliability of wide bandgap semiconductors and power electronic systems.

Prof. Ding is the recipient of the 2006 Education Ministry's New Century Excellent Talents Award, the 2009 China Youth Science and Technology Award, and the 2015 National Hundred Million Talents Project Award.



H. Alan Mantooth received the B.S.E.E. and M.S.E.E. degrees from the University of Arkansas in 1985 and 1986, and the Ph.D. degree from Georgia Tech in 1990. He then joined Analogy, where he focused on semiconductor device modeling and the research and development of modeling tools and techniques. In 1998, he joined the Department of Electrical Engineering at the University of Arkansas, Fayetteville, where he is currently a Distinguished Professor. His research interests include analog and mixed-signal IC design & CAD, semiconductor device modeling, power

electronics, power electronics packaging, and cybersecurity. He helped establish the National Center for Reliable Electric Power Transmission (NCREPT) in 2005. He is the Executive Director for NCREPT and Center on GRid-connected Advanced Power Electronic Systems (GRAPES). In 2015, he helped to establish the Center of Power Optimization for Electro-Thermal Systems (POETS). Dr. Mantooth holds the 21st Century Research Leadership Chair in Engineering. He is a Past-President for the IEEE Power Electronics Society and Editor-in-Chief of the IEEE Open Journal of Power Electronics. Dr. Mantooth is a Fellow of IEEE and a registered professional engineer in Arkansas