

Less is More: Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits

Chenhui Deng¹, Zichao Yue¹, Cunxi Yu², Gokce Sarar³, Ryan Carey³, Rajeev Jain³, Zhiru Zhang¹

¹Cornell University, ²University of Maryland, ³Qualcomm Technologies, Inc.

{cd574,zy383,zhiruz}@cornell.edu,cunxiyu@umd.edu,{gsarar,rcarey,rajeevj}@qti.qualcomm.com

ABSTRACT

While graph neural networks (GNNs) have gained popularity for learning circuit representations in various electronic design automation (EDA) tasks, they face challenges in scalability when applied to large graphs and exhibit limited generalizability to new designs. These limitations make them less practical for addressing large-scale, complex circuit problems. In this work we propose HOGA, a novel attention-based model for learning circuit representations in a scalable and generalizable manner. HOGA first computes hop-wise features per node prior to model training. Subsequently, the hop-wise features are solely used to produce node representations through a gated self-attention module, which adaptively learns important features among different hops without involving the graph topology. As a result, HOGA is adaptive to various structures across different circuits and can be efficiently trained in a distributed manner. To demonstrate the efficacy of HOGA, we consider two representative EDA tasks: quality of results (QoR) prediction and functional reasoning. Our experimental results indicate that (1) HOGA reduces estimation error over conventional GNNs by 46.76% for predicting QoR after logic synthesis; (2) HOGA improves 10.0% reasoning accuracy over GNNs for identifying functional blocks on unseen gate-level netlists after complex technology mapping; (3) The training time for HOGA almost linearly decreases with an increase in computing resources. Source code of HOGA is freely available at: github.com/cornell-zhang/HOGA.

1 INTRODUCTION

Recent years have seen a surge of interest in machine learning (ML) for electronic design automation (EDA), which holds great potential in achieving faster design closure and minimizing the need for extensive human supervision [9]. In particular, graph neural networks (GNNs) have become increasingly popular in the EDA community due to their ability to encode graph-structured data such as gate-level netlists into compact representations, which can be used for a multitude of downstream EDA applications, including quality of results (QoR) prediction and functional reasoning [13, 18].

However, scaling GNN training to large graphs is a notoriously challenging problem, which poses a serious concern on the practical benefit of GNNs on large-scale EDA problems. On the one

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

DAC '24, June 23–27, 2024, San Francisco, CA, USA

© 2024 Copyright held by the owner/author(s). Publication rights licensed to ACM.

ACM ISBN 979-8-4007-0601-1/24/06

<https://doi.org/10.1145/3649329.3657386>




Figure 1: Comparison of HOGA and prior GNNs – (a) An example graph for illustration; (b) GNN computation graph; (c) Computation graph of our proposed approach, HOGA.

hand, unlike common datasets on social networks and molecular graphs, which consist of either a few large graphs or a large number of small graphs, the circuit datasets may contain numerous large graphs. For instance, the OpenABC-D benchmark provides 870k gate-level netlists, where each netlist consists of up to 240k logic gates [5]. Thus, training GNNs on such a large-scale circuit dataset is even more challenging than other graph-based applications. On the other hand, modern GNN models are built upon a message-passing paradigm, which learns representations through a recursive node-wise aggregation scheme shown in Figure 1(b). As a consequence, it is nontrivial to perform efficient distributed GNN training due to the node dependencies in a graph structure.

Apart from the scalability challenge, it is also underexplored how to make GNNs generalizable across different circuit designs. Although there are many customized GNNs previously proposed for various EDA applications, their model backbones mainly follow classic GNNs such as GCN [10] and GraphSAGE [8], which are not necessarily suitable for circuit problems. Consider a task of identifying functional blocks within circuits [18]. As distinct functional blocks may have different depths, the number of hops to be considered varies across nodes, which cannot be easily captured by common GNNs. Moreover, the high-order structures of functional blocks are also important yet ignored by the aforementioned GNN models. As a result, existing GNNs for EDA tasks often struggle to learn the intrinsic and critical information from complex circuit graphs, resulting in limited generalizability to unseen designs.

In literature, improving the scalability and enhancing the generalizability of GNNs on circuits are largely viewed as two orthogonal directions and seldomly explored together. Previous GNNs either incur massive communication overhead among GPUs, or rely on heuristic graph sampling algorithms that may lose critical structural information [14], which in turn degrades the model generalizability. In the context of learning generalizable GNNs for circuit problems,

Wang et al. [17] leveraged graph contrastive learning to pretrain GNNs and adopted multiple neighbor aggregation functions to learn the functionalities of logic gates, which comes with additional computational costs and thus worsens the model scalability.

Motivated by the limitations of conventional GNNs on circuit designs, we propose a novel hop-wise attention approach, named HOGA, to improve both the scalability and generalizability of circuit representation learning. As shown in Figure 1(c), HOGA adopts a hop-wise aggregation scheme, which precomputes the hop-wise features and only uses those features to learn node representations through a gated self-attention module. Since the final representation per node depends solely on its own hop-wise features, there are no dependencies between different nodes during training, making it easy to scale HOGA training in a distributed manner. Moreover, the gated self-attention module enables HOGA to adaptively capture critical high-order structures from different hops per node, rendering it generalizable across different circuit designs.

Notably, HOGA is a flexible approach for learning circuit representations, which can be integrated with other customization techniques previously proposed for various downstream EDA tasks. To demonstrate the viability and flexibility of HOGA, we consider two representative circuit problems: (1) QoR prediction – We focus on predicting the optimized gate count after logic synthesis on the OpenABC-D benchmark, which is generated from various circuit designs as well as synthesis recipes, and is one of the largest open-sourced circuit datasets; (2) Functional reasoning – We follow the most challenging setting in Gamora [18] by identifying functional blocks on gate-level netlists after technology mapping. Our experiments show that HOGA not only outperforms prior GNNs on unseen designs, but is also efficient for distributed training. We summarize our main technical contributions as follows:

- To the best of our knowledge, we are the first to introduce a scalable and generalizable model for circuit representation learning, which is achieved by a novel hop-wise graph attention scheme.
- By precomputing hop-wise features, HOGA avoids recursive neighbor aggregation, which enables HOGA to learn each node representation independently and facilitates massive parallelization for distributed training. As a result, the training time of HOGA almost linearly decreases with an increase in computing resources.
- Owing to the proposed gated self-attention module, HOGA is able to adaptively learn critical and high-order circuit structures, leading to 46.76% error drop and 10.0% accuracy improvement for QoR prediction and functional reasoning on new designs, respectively.

2 PRELIMINARY AND MOTIVATION

2.1 Graph Neural Networks at Scale

GNNs have emerged as a promising technique that encodes circuit graphs into compact representations, which can then be utilized for addressing a wide spectrum of EDA problems. Specifically, given a circuit graph $\mathcal{G} = (\mathcal{V}, \mathcal{E})$, GNNs update initial node features $\{x_i^{(0)} \mid i \in \mathcal{V}\}$ based on a node-wise aggregation scheme as follows:

$$m_i^{(l)} = f^{(l)}(\{x_j^{(l-1)} \mid j \in \mathcal{N}(i)\}), \quad x_i^{(l)} = g^{(l)}(m_i^{(l)}, x_i^{(l-1)}) \quad (1)$$

where $x_i^{(l)}$ denotes the node feature vector at the l -th layer, $\mathcal{N}(i)$ represents the set of neighbors of node i , f can be any permutation-invariant function (e.g., mean-pooling), and the goal of function g

is to update node representations based on the aggregated features from neighbors. After stacking L GNN layers, the output features $\{x_i^{(L)} \mid i \in \mathcal{V}\}$ serve as the final node representations. However, let d be the average node degree, there are $O(d^L)$ nodes required to obtain $x_i^{(L)}$, which increases exponentially with the number of layers and is known as the “neighbor explosion” issue. Besides, the graph dependencies also incur significant communication overhead and work imbalance, hindering efficient distributed GNN training. To tackle both challenges, numerous efforts have been devoted to improve GNN training efficiency by adopting different sampling strategies [3, 8, 20]. While these methods demonstrate promising results on social networks, we argue that they are unsuitable for circuits as the sampling algorithms may entirely break the design functionality and lead to poor accuracy. This is empirically confirmed in Section 4.3. In contrast, we introduce a hop-wise aggregation scheme that independently learns each node representation based on its own hop-wise features, which renders our model embarrassingly parallel and greatly facilitates distributed training.

2.2 Generalizable Graph Learning in EDA

Since realistic circuit designs may originate from distinct domains, generalization capability is crucial for deploying graph learning models on circuits. To this end, Ustun et al. proposed a customized GNN model by distinguishing predecessors and successors in a graph, which demonstrates promising generalizability on learning operation mapping patterns [15]. Later, Zhang et al. [21] and Guo et al. [7] introduced customized GNNs tailored for power inference and timing prediction tasks respectively, via sequentially updating node representations. More recently, Wu et al. presented a multi-task graph learning framework for functional reasoning. While these methods showcase promising results on the respective tasks, their GNN backbones are built upon the conventional message-passing paradigm, which cannot capture critical high-order structures formed by multiple nodes. Notably, many functional blocks (e.g., full adders) are essentially high-order structures, which are crucial for many circuit problems such as functional reasoning [18]. Therefore, the aforementioned methods still cannot capture the intrinsic circuit information, leading to either restrictions to specific tasks or limited generalizability to complex circuit designs.

Although Wang et al. attempted to improve GNN generalizability by adopting the notion of graph contrastive learning [17], it involves nontrivial computational costs and thus worsens the GNN scalability. In this work, we aim to devise a graph learning model that is both scalable and generalizable for circuit designs by using a gated self-attention module on hop-wise features per node.

3 THE PROPOSED APPROACH

Problem formulation. Given a graph adjacency matrix A and a node feature matrix X , our goal is to build a model \mathcal{M} for learning high-quality node representations $Y = \mathcal{M}(A, X)$, which can be utilized for a broad spectrum of circuit problems.

Figure 2(a) gives an overview of HOGA that consists of two major phases. During the first phase, HOGA computes hop-wise features by iteratively multiplying the adjacency matrix with the node feature matrix, as described in Section 3.1. Note that this step can be finished in advance, allowing HOGA training with complexity independent of the graph structure. The second phase trains




Figure 2: (a) An overview of the two major phases of HOGA; (b) Our introduced gated self-attention module.

a gated self-attention module to capture high-order interactions among hop-wise features, as illustrated in Section 3.2. Consequently, HOGA is generalizable to different circuit designs while simultaneously benefiting from high parallelism for distributed training.

3.1 Hop-Wise Feature Generation

As depicted in Figure 1(b), traditional message-passing GNNs recursively aggregate features from neighbors, which leads to their poor scalability on large graphs. In contrast, we adopt a coarse-grained message-passing scheme based on hop-wise feature aggregation. To this ends, our first step is to generate hop-wise features.

Given the adjacency matrix $A \in \mathbb{R}^{n \times n}$ and node feature matrix $X \in \mathbb{R}^{n \times d}$, where n and d represent the number of nodes and the feature dimension respectively, we first normalize the adjacency matrix: $\hat{A} = D^{-\frac{1}{2}} A D^{-\frac{1}{2}}$, where D is the node degree matrix. Next, we generate hop-wise features by iteratively computing Equation (2), where $X^{(0)} = X$ and K denotes the number of hops.

$$X^{(k)} = \hat{A}X^{(k-1)}, k = 1, 2, \dots, K \quad (2)$$

After obtaining hop-wise features $X^{(0)}, X^{(1)}, \dots, X^{(K)}$, we stack them to construct a third-order tensor $X \in \mathbb{R}^{n \times (K+1) \times d}$ such that:

$$X_i = [X_i^{(0)}, X_i^{(1)}, \dots, X_i^{(K)}]^T, i = 1, 2, \dots, n \quad (3)$$

Consequently, for each $i \in \{1, 2, \dots, n\}$, X_i comprises up to K -hop features of node i , which are then independently used to learn the corresponding node representation Y_i . Hence, there are no dependencies between different nodes, making it easy to scale HOGA through distributed training. It is noteworthy that the time required for generating hop-wise features is generally negligible compared to the overall training time, as empirically confirmed in Section 4.2.

While there are a few prior arts (e.g. SIGN [6]) augmenting node features by adopting a similar approach to Equation (2), they simply train a multi-layer perceptron (MLP) model on augmented features. In contrast, we consider learning node representations through a hop-wise feature aggregation scheme, which is built upon a novel gated self-attention module introduced in the following section.

3.2 Hop-Wise Gated Attention

Since HOGA takes $X_i \in \mathbb{R}^{(K+1) \times d}$ as input and produces a representation $Y_i \in \mathbb{R}^d$ for every node i independently, we omit the node index (i) in the ensuing discussion, by simply denoting X_i as

H and Y_i as y for clarity. A straightforward way of producing y is to accumulate hop-wise features in H , i.e., $y = \sum_{k=0}^K H_k$. However, this approach has two flaws: (1) it fails to capture high-order feature interactions among different hop neighbors, resulting in its limited expressivity of learning high-order circuit structures. (2) it uniformly combines features from different hops and thus cannot identify and focus on important hop-wise features per node. To address those limitations, let us first consider a simple gated layer:

$$U = HW_U, V = HW_V, \hat{H} = U \odot V \quad (4)$$

where $W_U, W_V \in \mathbb{R}^{d \times d}$ are trainable weight matrices, and \odot denotes the element-wise product. We can derive from Equation (4) that \hat{H}_k captures the second-order interaction $(H_k W_U) \odot (H_k W_V)$ for every hop $k \in \{0, 1, \dots, K\}$. However, this also means Equation (4) fails to capture interactions among different hop-wise features, i.e., $(H_k W_U) \odot (H_j W_V)$ with $k \neq j$. To tackle this issue, we introduce a gated self-attention layer in the following:

$$S = \text{softmax}(QK^T), \hat{H} = U \odot (SV) \quad (5)$$

where $Q = HW_Q, K = HW_K, W_Q, W_K \in \mathbb{R}^{d \times d}$ are trainable weight matrices, and S is the self-attention matrix widely used in Transformer [16]. Based on Equations (4) and (5), we can derive that $\hat{H}_k = (H_k W_U) \odot (\sum_{j=0}^K S_{k,j} H_j W_V) = \sum_{j=0}^K S_{k,j} (H_k W_U) \odot (H_j W_V)$, which captures second-order interactions on different hop-wise features. By stacking more layers, the output \hat{H} naturally captures higher-order feature interactions from different hops, which correspond to higher-order structures on the input circuit graph.

Implementation details. To improve the training stability of HOGA, we add LayerNorm and ReLU to Equation (5) in our implementation, i.e., $\hat{H} = \text{ReLU}(\text{LayerNorm}(U \odot (SV)))$. After obtaining $\hat{H} = [\hat{H}_0, \hat{H}_1, \dots, \hat{H}_K]^T \in \mathbb{R}^{(K+1) \times d}$, we adopt an attentive readout scheme to produce the final node representation y :

$$c_k = \frac{\exp(\alpha^T(\hat{H}_0 \parallel \hat{H}_k))}{\sum_{j=1}^K \exp(\alpha^T(\hat{H}_0 \parallel \hat{H}_j))}, y = \hat{H}_0 + \sum_{k=1}^K c_k \hat{H}_k \quad (6)$$

where $\alpha \in \mathbb{R}^{2d}$ is a trainable vector, \parallel denotes the concatenation operator, and c_k represents an attention score to measure the importance of the k -hop feature \hat{H}_k to the final node representation y . In this way, HOGA can identify and adaptively aggregate critical features from different hops to produce high-quality node representations, which are then used for downstream circuit tasks.




Figure 3: (a) An example of And-Inverter Graph, where each node represents a primary input/output (PI/PO) or an AND gate. The dashed arrows denote inverted edges; (b) An overview of QoR prediction in OpenABC-D; (c) An overview of functional reasoning in Gamora – We solely replace GNNs with HOGA for learning circuit representations in both tasks.

3.3 Complexity analysis of HOGA

Suppose we consider h feature dimensions and K hops. The complexity of hop-wise feature generation is $O(Kh|\mathcal{E}|)$. Besides, the gated self-attention module has a complexity of $O(Kh^2|\mathcal{V}|+K^2h|\mathcal{V}|)$ for linear projections and computing Equation (5). Therefore, the total complexity of HOGA is $O(Kh|\mathcal{E}|+Kh^2|\mathcal{V}|+K^2h|\mathcal{V}|) = O(|\mathcal{E}|+|\mathcal{V}|)$, which is linear with respect to the number of nodes/edges.

4 EXPERIMENT

4.1 Experimental Setup

We evaluate HOGA on two tasks: (1) **QoR prediction**. We focus on the OpenABC-D benchmark for predicting the optimized gate count in And-Inverter-Graphs (AIGs) after logic synthesis optimization through ABC [2]. Notably, OpenABC-D consists of 870,000 AIGs that are generated by running various synthesis recipes on IPs from MIT LL labs CEP [4], OpenCores [12], and IWLS [1]. To demonstrate the generalizability of our approach, we train HOGA on the top 20 designs in Table 1 and evaluate it on the rest of the designs; (2) **Functional reasoning**. We follow Gamora [18] to identify adder blocks by predicting the *sum* and *carry-out* nodes in AIGs of carry-save array (CSA) and Radix-4 Booth multipliers. As technology mapping can largely increase functional reasoning complexity [11, 19], we consider the most challenging scenario in Gamora, where AIGs are generated by ABC with complex ASAP 7nm technology mapping, and we only train HOGA on an 8-bit multiplier design and perform inference on multipliers with bitwidth up to 768.

Note that the authors of OpenABC-D and Gamora have proposed their own GNN-based models for the aforementioned tasks. To ensure a fair comparison, we only replace their GNN blocks with HOGA and keep other model components the same as shown in Figures 3(b) and 3(c). In regard to HOGA hyperparameter settings, we adopt Adam optimizer with a learning rate of 0.0001, a hidden dimension of 256, and fix the number of gated self-attention layer to 1. Besides, we set the number of hops K as 5 for experiments on OpenABC-D and 8 on Gamora, which captures the information from the same number of hops as the baseline GNNs in both tasks. We leverage *DistributedDataParallel* in PyTorch for distributed training on HOGA. All experiments are conducted on a Linux machine with an Intel Xeon Gold 5218 CPU and 4 RTX A6000 GPUs.

Table 1: Statistics of OpenABC-D benchmark – The top and bottom designs are used for training and test, respectively.

IP Design	Nodes	Edges	Category
spi	4219	8676	Communication
i2c	1169	2466	Communication
ss_pcm	462	896	Communication
usb_phy	487	1064	Communication
sasc	613	1351	Communication
wb_dma	4587	9876	Communication
simple_spi	930	1992	Communication
pci	19547	42251	Communication
dynamic_node	18094	38763	Control
ac97_ctrl	11464	25065	Control
mem_ctrl	16307	37146	Control
des3_area	4971	10006	Crypto
aes	28925	58379	Crypto
sha256	15816	32674	Crypto
fir	4558	9467	DSP
iir	6978	14397	DSP
idft	241552	520523	DSP
dft	245046	527509	DSP
tv80	11328	23017	Processor
fpu	29623	59655	Processor
wb_conmax	47840	97755	Communication
ethernet	67164	144750	Communication
bp_be	82514	173441	Control
vga_lcd	105334	227731	Control
aes_xcrypt	45840	93485	Crypto
aes_secworks	40778	84160	Crypto
jpeg	114771	234331	DSP
tiny_rocket	52315	108811	Processor
picosoc	82945	176687	Processor

4.2 Evaluation on QoR Prediction

Our baseline is a 5-layer GCN, as previously used for the OpenABC-D benchmark [5]. Besides, we choose mean absolute percentage error (MAPE) as the evaluation metric, which is defined as $MAPE = \frac{1}{g} \sum_{i=1}^g \left| \frac{y_i - \hat{y}_i}{y_i} \right| \times 100\%$, where y_i and \hat{y}_i denote the ground truth and model prediction on the i -th sample (graph), respectively. Table 2 indicates that both HOGA models significantly outperform GCN across all test designs. In particular, HOGA-5 improves the estimation error over GCN on *vga_lcd* by a margin of 46.76%. The

Table 2: Comparison of HOGA and GCN for QoR prediction – We choose mean absolute percentage error (MAPE) as the evaluation metric (Lower score is better). HOGA-2 and HOGA-5 indicate $K = 2$ and $K = 5$ in HOGA, respectively.

	wb_conmax	ethernet	bp_be	vga_lcd	aes_xcrypt	aes_secworks	jpeg	tiny_rocket	picosoc	Average	Training Time
GCN	24.66%	19.20%	39.53%	52.35%	21.41%	23.93%	22.11%	19.89%	10.51%	26.0%	11.9 hours (1.0x)
HOGA-2	7.33%	6.51%	17.81%	9.31%	5.79%	10.17%	3.87%	6.70%	2.91%	7.8%	3.8 hours ($\downarrow 3.1\times$)
HOGA-5	4.53%	4.21%	4.76%	5.59%	6.57%	8.42%	5.65%	3.88%	1.90%	5.0%	11.2 hours ($\downarrow 1.1\times$)




Figure 4: GCN and HOGA-5 predictions vs. ground truth – The ground truth value is preprocessed in the OpenABC-D benchmark.

superiority of HOGA is further demonstrated in Figure 4, where the QoR predictions by HOGA-5 are highly correlated with the ground truth. In contrast, the GCN model fails to accurately predict the actual QoR values on those unseen designs. Moreover, by comparing HOGA-5 and HOGA-2, we can see the trade-off between the accuracy and training time of HOGA. Notably, HOGA-2 not only improves the average estimation error over GCN by 18.2%, but also achieves a notable $3.1\times$ training speedup on a single GPU.




Figure 5: Multi-GPU training time of HOGA on OpenABC-D.

It is noteworthy that HOGA can be easily accelerated through distributed training, owing to its high parallelism for learning node representations. As shown in Figure 5, the training time of HOGA almost linearly decreases when the number of GPU devices is increased. As a result, it takes only 3.5 (1.1) hours to train HOGA-5

(HOGA-2) on the OpenABC-D benchmark. Notably, the first phase of HOGA for generating hop-wise features takes 13 minutes, which is negligible compared to the overall training time. We believe that HOGA can be further accelerated if more computing resources are available, rendering it applicable to industrial-scale applications.




Figure 6: Functional reasoning on AIG-based CSA and Radix-4 Booth multipliers with 7nm technology mapping.

4.3 Evaluation on Functional Reasoning

To further demonstrate the generalization capability, we evaluate HOGA on the functional reasoning task [18] by identifying root nodes of XOR and majority (MAJ) operations in AIG-based multipliers, which correspond to *sum* and *carry-out* of adder blocks,




Figure 7: Visualization on hop-wise attention scores per node in the AIG-based 768-bit Radix-4 Booth Multiplier – Rows and columns in each heatmap denote nodes and their hop-wise neighbors, respectively.

respectively. More concretely, there are 4 node categories for classification: (1) MAJ nodes; (2) XOR nodes; (3) nodes shared by MAJ and XOR; (4) other plain nodes such as PI/PO. Apart from choosing GraphSAGE in Gamora as our baseline, we also consider GraphSAINT [20], a popular sampling-based GNN model, and SIGN [6] that adopts an MLP model on hop-wise features. Note that all baselines as well as HOGA are trained on an AIG-based 8-bit multiplier and evaluated on multipliers with bitwidths ranging from 64 to 768.

As shown in Figure 6, all baselines perform poorly on CSA multipliers, which indicates their limited generalizability to complex designs. In addition, GraphSAINT performs even worse than GraphSAGE on Booth multipliers, indicating sampling-based GNNs are not suitable for circuit graphs, as analyzed in Section 2.1. While SIGN achieves reasonable accuracy on Booth multipliers, it still largely lags behind HOGA on CSA multipliers. We attribute it to our proposed gated self-attention module, which adaptively learns high-order features from different hops per node. This is further confirmed in Section 4.4. As a result, HOGA largely surpasses baseline models on both CSA and Booth multiplier circuits, with a 10.0% accuracy improvement on the 768-bit CSA multiplier. More importantly, Figure 6 illustrates that the accuracy of HOGA exhibits a rising trend as the bitwidth of test multipliers increases, which is crucial for accurate reasoning on large-scale Boolean networks.

4.4 Visualization on HOGA Attention Scores

For the sake of clear visualization, we randomly sample 100 nodes per classification category from the AIG of 768-bit Booth multiplier, based on which four heatmaps are drawn in Figure 7. Notably, the rows and columns in each heatmap correspond to nodes and their hop-wise neighbors, respectively. Each element in a heatmap row represents the hop-wise attention score c_k defined in Equation (6), which is used to adaptively combine important hop-wise features. Figure 7 clearly shows that HOGA is able to identify critical features from different hop k for learning the underlying Boolean functions. Notably, since we use a single gated self-attention layer, each \hat{H}_k in Equation (6) captures second-order interactions among hop-wise features, corresponding to second-order graph structures. As a consequence, HOGA skips odd-hop neighbor features and primarily focuses on \hat{H}_k with $k \in \{2, 4, 6\}$ for learning MAJ/XOR functions, as indicated by the attention scores shown in the first three heatmaps. As for the last heatmap, the attention scores of HOGA are relatively random since those nodes are PI/PO or plain AND gates, whose Boolean functions are not meaningful for this task.

5 CONCLUSION

This work introduces HOGA, a hop-wise attention approach for scalable and generalizable circuit representation learning. HOGA precomputes hop-wise features that are then fed into a gated attention module for capturing critical circuit structures. Our results showcase that HOGA not only comfortably scales to large-scale circuits via distributed training, but also outperforms conventional GNNs for generalizing to unseen and complex circuit designs.

ACKNOWLEDGMENTS

This work is supported in part by a Qualcomm Innovation Fellowship, NSF Awards #2047176, #2118709 and #2212371, and ACE, one of the seven centers in JUMP 2.0, a Semiconductor Research Corporation (SRC) program sponsored by DARPA.

REFERENCES

- [1] Christoph Albrecht. Iwls 2005 benchmarks. *Proc. IWLS*, 2005.
- [2] Robert Brayton and Alan Mishchenko. Abc: An academic industrial-strength verification tool. *Proc. CAV*, 2010.
- [3] Jie Chen et al. Fastgen: fast learning with graph convolutional networks via importance sampling. *Proc. ICLR*, 2018.
- [4] Common Evaluation Platform. <https://github.com/mit-ltl/CEP.git>.
- [5] Animesh Basak Chowdhury et al. Openabc-d: A large-scale dataset for machine learning guided integrated circuit synthesis. *arXiv:2110.11292*, 2021.
- [6] Fabrizio Frasca et al. Sign: Scalable inception graph neural networks. *arXiv:2004.11198*, 2020.
- [7] Zizheng Guo et al. A timing engine inspired graph neural network model for pre-routing slack prediction. *Proc. DAC*, 2022.
- [8] Will Hamilton et al. Inductive representation learning on large graphs. *Proc. NeurIPS*, 2017.
- [9] Guyue Huang et al. Machine learning for electronic design automation: A survey. *ACM TODAES*, 2021.
- [10] Thomas N Kipf and Max Welling. Semi-supervised classification with graph convolutional networks. *Proc. ICLR*, 2017.
- [11] Wenchao Li et al. Wordrev: Finding word-level structures in a sea of bit-level gates. *Proc. HOST*, 2013.
- [12] Opencores hardware rtl designs. <https://opencores.org/>.
- [13] Daniela Sánchez et al. A comprehensive survey on electronic design automation and graph neural networks: Theory and applications. *ACM TODAES*, 2023.
- [14] Yingxia Shao et al. Distributed graph neural network training: A survey. *arXiv:2211.00216*, 2022.
- [15] Ecenur Ustun et al. Accurate operation delay prediction for fpga hls using graph neural networks. *Proc. ICCAD*, 2020.
- [16] Ashish Vaswani et al. Attention is all you need. *Proc. NeurIPS*, 2017.
- [17] Ziyi Wang et al. Functionality matters in netlist representation learning. *Proc. DAC*, 2022.
- [18] Nan Wu et al. Gamora: Graph learning based symbolic reasoning for large-scale boolean networks. *Proc. DAC*, 2023.
- [19] Cunxi Yu et al. Formal verification of arithmetic circuits by function extraction. *IEEE TCAD*, 2016.
- [20] Hanqing Zeng et al. Graphsaint: Graph sampling based inductive learning method. *Proc. ICLR*, 2020.
- [21] Yanqing Zhang et al. Grannite: Graph neural network inference for transferable power estimation. *Proc. DAC*, 2020.