

Ultra-Low Power Logic and Photonics: Challenges and Opportunities

Prof. Mantu Hudait, Virginia Tech

ADSEL Students

Advanced Devices & Sustainable Energy Laboratory (ADSEL)

(Semiconductors Research Group)

Bradley Department of Electrical and Computer Engineering

<http://adsel.ece.vt.edu>

WMED 2023, Boise
3/31/2023



Ack:



ECCS-2042079



ECE, ICTAS

❖ Introduction

❖ Our research towards (Materials -to-devices of **non-Si** materials)

➤ Energy-efficient devices for logic and memory at ultra-low voltage (Ge, **GeSn** on In(GaAl)As)

➤ Tunnel FETs and FinFETs

➤ High-k dielectrics, MOS-Cs on Ge and strained Ge (ϵ -Ge)

➤ MBE growth $\rightarrow$ materials analysis $\rightarrow$ device/modeling feedback

➤ Defect control, strain and bandgap engineering group IV & III-V materials

➤ Heterointerface control at atomic level



➤ Group IV **GeSn** quantum materials for photonics

➤ Magnetotransport on strained Ge

➤ Carrier lifetime on group IV (Ge, ϵ -Ge, **GeSn**) materials


❖ Summary & Challenges

Why Do We Need Now?




<http://www.business2community.com/big-data/internet-things-iot-going-impact-business-01572401>

Data Explosion in IoT Era



By 2020, 50B connected devices with 2 Zeta Byte annual data traffic


Total Energy for Computing in IoT Era



Source: SIA

By 2040, World's energy production is less than energy needed for computing !

Conventional CMOS Technology: **Scaling & Architecture**




Why look beyond Si CMOS?

1. **Scaling Limit** : Quantum effects
2. **Limited mobility** : Supply and power leakage
3. **Photonic integration** and light source is a **challenge**
4. **Diminishing ROI & yield (?)**

Topic -1 of discussion TODAY

III-V and Ge for High Performance Computing

IBM-spends-3-billion-to-push-the-far-future-of-computer-chips



IBM

July 9, 2014 4:02 PM


Applied Materials, which manufactures chipmaking tools, envisions chips made with a 3nm ("n3") manufacturing process.

<http://www.cnet.com/news/ibm-spends-3-billion-to-push-the-far-future-of-computer-chips/>


Hudait *et al*: "Extreme high mobility CMOS logic"

Patent # [9548363](#) (2017); [8802517](#) (2014); [8518768](#) (2013); [8183556](#) (2012)

What Should **non-Si CMOS** Accomplish to Reach the Market?




Artistic view of Monolithic Optical Interconnects



Source: Intel Photonics Group

Chip-scale Electronic-Photonic Systems: **Powerful Computer !**



Solution: Monolithically/Heterogeneously Integrated Tunable Laser



- Tea-pot was generated using the above fabricated microprocessor, but *the laser was externally coupled to the processor.*



Topic -2 of discussion TODAY

Chen Sun et al, "[Single-chip microprocessor that communicates directly using light](#)", Nature 528, 534, 24/31 December 2015.

Futuristic CMOS-compatible Intra-chip Photonics



Courtesy CEA-Leti


➤ Aims to achieve **Group-IV** based devices compatible to Si photonics

Julien Happich, "CMOS-compatible intra-chip photonics brings new class of sensors", <http://www.analog-eetimes.com/news/cmos-compatible-intra-chip-photonicsbrings-new-class-sensors>. *EE Times*, October 15, 2013.

Advanced Devices & Sustainable Energy Laboratory

Topic -2 of discussion TODAY


Plenty of Room at the Bottom?



- In 1959, Richard Feynman delivered a talk titled “***Plenty of Room at the Bottom***” at the American Physical Society.
- Feynman envisioned the ability to manipulate things at the atomic level, leading to:
 - New Materials
 - Miniaturized Motors
 - Miniaturized Computers



Selection of non-Si Materials for CMOS and Optoelectronics



- InSb or InGaAs on Si has large lattice mismatch → needs lattice adapter to mitigate defects and dislocations



Electronics

TFET & FinFET (Topic-1a, 1b)




Scaling of Si Transistor: Thermal Challenges

90nm

2003


Ghani,
IEDM 03



65nm

2005


Tyagi,
IEDM 05



45nm

2007



Mistry,
IEDM 07



32nm

2009

Packan,
IEDM 07







E. J. Nowak, IBM J. Res. & Dev., **46**, 169 (2002)


22nm

2011

Intel



Mobile Devices: Power Consumption



$$P = n(\underbrace{\alpha C V_{DD}^2 f}_{\text{Active Power}} + \underbrace{I_{OFF} V_{DD}}_{\text{Leakage Power}} + \underbrace{I_{sc} V_{DD}}_{\text{Leakage Power}})$$

Active
Power

Leakage
Power

Leakage
Power

P: Total Power Consumption

n: Number of Transistors

C: Load Capacitance


V_{DD} : Supply Voltage

f: Operation Frequency

I_{OFF} : OFF-state Leakage Current

α : Activity factor

I_{sc} : OFF-state Current when both P- and N-MOS are ON



Low Power Consumption $\rightarrow V_{DD}, I_{off} \downarrow$

$$I_{ON} = \frac{W \mu C_{OX}}{2L} (\underbrace{V_{DD} - V_{TH}}_{\text{Need to be scaled together}})^2$$

Need to be
scaled together

High Performance (High I_{ON}) $\rightarrow V_{TH} \downarrow$

I_{ON} : ON-state current

W: Gate Width


C_{OX} : Oxide Capacitance

μ : Carrier Mobility

L: Gate Length

V_{TH} : Threshold Voltage


Lower Limit of MOSFET Subthreshold Slope



Zhu and Hudait, *Nano Technology Rev.* 2, 637 (2013)

$$SS = \ln(10) \frac{dV_G}{d(q\psi_s/KT)}$$

$$\frac{dV_G}{d\psi_s} = \frac{kT}{q} \ln(10) \left(1 + \frac{C_D}{C_{OX}} \right)$$



$$SS \rightarrow \frac{kT}{q} \ln(10) \text{ [mV/dec]}$$

$$I_{OFF} = I_{DS} \cdot 10^{-V_{TH}/SS}$$



New FET architectures need to satisfy:

- 1) Steep SS characteristics
- 2) Low V_{TH}
- 3) Low OFF-state current



Tunnel FETs can satisfy these requirements!

Comparison Between MOSFETs and Tunnel FETs

N-MOSFET



N-TFET




Tunnel Transistor (<0.3V): Band Alignment Engineering

Tunneling distance λ

$$T_{WKB} \approx \exp\left(-\frac{4\lambda\sqrt{2m^*}E_G^{3/2}}{3q\hbar(\Delta\Phi + E_G)}\right)$$

Size SM, Physics of Semiconductor Devices, 3rd. Ed.



Design Criteria and Materials Selection:

- 1) Low $\lambda \rightarrow$ Abrupt, defect-free tunneling interface.
- 2) Low $m^* \rightarrow$ Low E_G or strained materials.
- 3) Low $E_{\text{beff}} \rightarrow$ Heterojunction tunneling interface and strained materials.

Tensile Strained Ge/InGaAs and GaAsSb/InGaAs have the potential to meet all criteria!

Larger tunneling distance



Reduced tunneling distance

Zero tunneling distance

1



Tunnel Transistor (TFET) Materials Selection




Ian A Yong et al., *IEDM*, 22.1 (2015) (Intel)

Previous: InAs, InGaAs, Si, Ge, GaAs (Homojunction); $\text{GaAs}_{1-y}\text{Sb}_y/\text{In}_x\text{Ga}_{1-x}\text{As}$ (Heterojunction)

New: Tensile $\text{Ge}/\text{In}_x\text{Ga}_{1-x}\text{As}$ (Heterojunction)

Tensile Strain Engineering of Ge for TEFT and Photonics

(Strain & Bandgap Engineering)




➤ Aims to achieve **direct bandgap Ge** by **strain** or **alloying with Sn** (i.e., GeSn)

Benefits of tensile Ge for TFETs:


- 1) $\downarrow E_g^{Ge} \rightarrow \uparrow T_{WKB} \rightarrow \uparrow I_{ON}$
- 2) Indirect E_g to direct $E_g \rightarrow \uparrow T_{WKB} \rightarrow \uparrow I_{ON}$
- 3) Tunable direct $E_g \rightarrow$ Ge Laser

Hudait et al, ACS Appl. Electron. Mater. (2021)


Theoretical Understanding of Ge/InGaAs TFET Performance



Structural models and simulated schematic band diagrams




Strain-induced reduction of the E_{beff} : **Simulation**



Current-voltage and subthreshold swing characteristics

- Modeling work suggests significant advantage of Ge/InGaAs TFETs than GaAsSb/InGaAs system
- Developed a compact model with the experimental results as a function of strain in Ge for both n- and p-channel TFETs


Dual Chamber MBE for III-V and Ge(Sn) @ ADSEL




- No restriction for ϵ -Ge growth on III-V buffers
- Shallow angle Sn source restrict the amount of Sn flux $\rightarrow$ required to mount with Ge source (upward port)

Sn effusion cell

Epitaxial Ge Directly Grown on Si



(i) XTEM




(ii) RSMs

A.Ghosh *et.al*, *AIP Adv.*, 2017, 7, 095214.


Cross section TEM micrograph of:

- i. Ge grown on Si showing interfacial misfit and threading dislocations. ✗
- ii. Poor carrier lifetime ✗



(iii) Carrier recombination


Surface Oriented un-strained Ge Layers: In-situ RHEED



- Ge surface reconstructions were excellent !
- Each orientation exhibited different surface reconstruction

Hudait et al, JVST-B (2013)

Ge/InGaAs Tunnel Transistor Structures: Experimental



Separate III-V and Ge Growth Chambers: Minimize atomic interdiffusion

Tunable Strain: Modulate E_{beff} , m^* and T_{WKB} through ϵ and In alloy composition.

Sharp Heterointerface: Results in lower λ , higher T_{WKB} and increased I_{ON} .



Strain Relaxation of ϵ -Ge/ $\text{In}_x\text{Ga}_{1-x}\text{As}$ /GaAs: Experimental

Vertical alignment of (115) ϵ -Ge RLPs with InGaAs virtual substrates confirms pseudomorphic Ge epitaxy.




Minimal tilt observed in high strain samples due to full relaxation of InGaAs buffer.




$\epsilon = 0.75\%$, $\text{In}_{0.16}\text{Ga}_{0.84}\text{As}$
 $\epsilon = 1.60\%$, $\text{In}_{0.24}\text{Ga}_{0.76}\text{As}$
 $\epsilon = 1.94\%$, $\text{In}_{0.29}\text{Ga}_{0.71}\text{As}$

Increased Ge RLP intensity due to waveguide formation.





Material	Lattice Constant (Å)			In Composition (%)	Tensile Strain, Ge (%)	Critical Layer Thickness (nm)
	Out-of-Plane (c)	In-Plane (a)	Relaxed (a _r)			
ϵ -Ge/ $\text{In}_{0.16}\text{Ga}_{0.84}\text{As}$	5.7201	5.7123	5.7164	15.7	0.75	270.8
ϵ -Ge/ $\text{In}_{0.24}\text{Ga}_{0.76}\text{As}$	5.7506	5.7478	5.7492	23.7	1.6	42.6
ϵ -Ge/ $\text{In}_{0.29}\text{Ga}_{0.71}\text{As}$	5.7693	5.7677	5.7685	28.5	1.94	25.9

Atom Probe Tomography (APT) of 1.6% ϵ -Ge/InGaAs (λ)




The reconstructed volume is 75x75x170 nm³



M. B. Clavel *et al*, *Phys. Rev. Appl.*, 2022, 18, 064083-1-12.

TFET Structural and Heterointerface Quality: Experimental



InGaAs/GaAs buffer accommodates lattice mismatch-induced defects.



Dislocation- and defect-free active area and Ge/InGaAs tunnel junction.

Strained Ge epitaxy observed in lattice indexing and FFT analysis.

TFET: $\lambda \downarrow \rightarrow T_{WKB} \uparrow \rightarrow I_{ON} \uparrow$

M. B. Clavel *et al*, *Phys. Rev. Appl.*, 2022, **18**, 064083-1-12.



Depth Dependent Defect Analysis of ϵ -Ge: Experimental




Hudait et al, ACS Appl. Electron. Materials (2021)

- Low defect density ϵ -Ge layer

PV-TEM




Defect-free
 ϵ -Ge?




Clavel et al, Phys. Rev. Appl., 2022, 18, 064083-1-12.

Ge/InGaAs Tunnel Transistors: Experimental (Raman & XPS)

Strain Analysis




Band alignment & E_{beff}



M. Clavel et al, ACS Appl. Mater. Interfaces (2015); IEEE J-EDS (Special Issue TFET, 2015)

Temp Dependent Mobility in 1.6 % Strained Ge on InGaAs/GaAs






ADSEL0154						
No	Temp(SV)	Current[A]	Bulk Con.	Sheet Con.	SheetResistance	Mobility
1	90	1.00E-03	-1.54E+18	-4.63E+12	1.58E+03	8.62E+02
2	115	1.00E-03	-1.61E+18	-4.82E+12	1.54E+03	8.50E+02
3	140	1.00E-03	-1.68E+18	-5.03E+12	1.49E+03	8.36E+02
4	165	1.00E-03	-1.76E+18	-5.27E+12	1.46E+03	8.13E+02
5	190	1.00E-03	-1.83E+18	-5.48E+12	1.46E+03	7.82E+02
6	215	1.00E-03	-1.92E+18	-5.77E+12	1.46E+03	7.44E+02
7	240	1.00E-03	-2.04E+18	-6.13E+12	1.42E+03	7.19E+02
8	265	1.00E-03	-2.28E+18	-6.85E+12	1.33E+03	6.88E+02
9	290	1.00E-03	-2.50E+18	-7.50E+12	1.26E+03	6.63E+02
10	315	1.00E-03	-2.45E+18	-7.36E+12	1.29E+03	6.56E+02

- Electron mobility increases with decreasing temperature
- Increase in mobility indicates superior quality ϵ -Ge



Clavel et al, Phys. Rev. Appl. (2022)

Highly Tensile Strained (4%) Ge on InGaAs or InAlAs buffers





Ack: Patrick Goley

Schematics of $\text{Ge}/\text{In}_x\text{Ga}_{1-x}\text{As}$ TFET Device Structures



(c) Process flow: Nano-pillar TFET

- Surface cleaning: Degreasing and native oxide removal
- Blanket deposit Mo on source contact
- Define Ti/Cr etch mask
- Dry etch Mo and source/channel layer to the drain
- Wet etch undercut source/channel layer
- Deposit high- κ gate dielectric
- Deposition and lift-off self aligned gate metal
- Device isolation
- Planarization with BCB and etch back
- Remove Pd and high- κ on top of Mo
- Lift-off source, drain and gate contact pads




Collaboration with Prof. S. Datta @ Georgia Tech


- Demonstrated better control of E_{beff} both simulation and experiment
- Developed a growth methodology that enable to increase the critical layer thickness and strain in Ge

Materials Synthesis-Device Properties-Trap Characterization of n-and p-channel $\text{Ge}/\text{In}_x\text{Ga}_{1-x}\text{As}$ TFET Devices

TFET DESIGN



TFETs Characterization



TRAP CHARACTERIZATION & DEVICE BENCHMARK

TFETs Fabrication



III-V/Ge MBE Epitaxial Growth



Materials Characterization




Electronics

FinFET




Epitaxial *Ge* on Si using GaAs and AlAs buffers for *Ge* FinFET



Our x-ray characterization capabilities can precisely determine each layer in our grown device structure


Hudait et al, Scientific Reports 4: 6964 (2014)

Atomic View of Ge/AlAs/GaAs/Si Heterostructure via TEM



Hudait et al, Scientific Reports 4: 6964 (2014)

Band Offsets “Look-up Table” on Si




Can we have similar to (100)Ge and (110)Ge orientations?

Experimental?

Predicted barrier heights for a range of high-k gate oxides on Si



J. Robertson, Eur. Phys. J. Appl. Phys. 28, 265-291 (2004)

Perovskite, BaTiO₃ Integration on (110)Ge



Hudait et al, ACS Applied Materials & Interfaces, 5: 11446-11452 (2013)

Atomic Layer Deposited HfO_2 on (110)Ge




- HR-TEM micrograph shows absence of interfacial layer
- Sharp interface between HfO_2 and Ge as well as Ge and (110) GaAs




Ref: S. V. Elshocht, et al, "Deposition of HfO_2 on germanium and the impact of surface pretreatments" Appl. Phys. Lett. 85, 3824 (2004).

Hudait et al, APL 102: 093109 (2013)

Experimental Band Offsets "Look-up Table" on (110)Ge



ALD Al_2O_3 on (100)Ge and (110)Ge: TEM & Carrier lifetime study





- Sharp heterointerface of high-k and Ge
- High carrier lifetime after Al_2O_3 deposition (Passivation)



Hudait et al (under review, 2023)

C-V Characteristics of $\text{Al}_2\text{O}_3/(100)\text{Ge}$ and $(110)\text{Ge}$ MOS-Cs

(100) Ge/AlAs/GaAs




(110) Ge/AlAs/GaAs



P. Nguyen et al, Microelectronic Engineering 199: 80-86 (2018)






Composite Gate Dielectrics on Ge and ϵ -Ge

- Composite dielectric constant is lower than HfO_2 on Ge
- Change in process parameters for unstrained Ge and strained Ge





Hudait et al (under review, 2023)

In-situ **Si Passivation** Layer on Ge via ALD Si Precursor





M. B. Clavel *et al*, RSC Materials Advances 2022.


Monolithically Integrated Ultra-low power Ge/InGaAs CMOS



Proposed Cointegrated Stack





p-Ge and n-InGaAs FinFET Calibration



Rutwik Joshi *et al*, *IEEE TED* 69 (8): 4175-4182 (2022).

Ge/InGaAs FinFETs: Threshold Voltage



- V_{TH} : Leakage



Rutwik Joshi *et al*, IEEE TED 69 (8): 4175-4182 (2022).

Ge/InGaAs FinFETs: **ON Current**

- I_{ON} : Drive capability and speed





1. V_T change will affect currents.
2. Effective mass change will affect QC, in turn affecting V_T and currents

Rutwik Joshi *et al*, *IEEE TED* 69 (8): 4175-4182 (2022).

Ge/InGaAs FinFETs: OFF Current

- I_{ON}/I_{OFF} ratio : Leakage and dissipation




Let's understand why

Rutwik Joshi *et al*, IEEE TED 69 (8): 4175-4182 (2022).



Ge/InGaAs FinFETs: ON/OFF Ratio

- I_{ON}/I_{OFF} ratio : Leakage and dissipation




Ge/InGaAs FinFETs: Subthreshold Swing

- SS : Speed and Power




Ge/InGaAs CMOS: Inverter Characteristics



1. Sharp transition at **0.25V**.
2. $In = \sim 20\%$ is the region where response is most noise immune.

Rutwik Joshi *et al*, *IEEE TED* 69 (8): 4175-4182 (2022).


Summary: Ge/InGaAs CMOS



1. In =20 % is an optimum design choice in terms of CMOS performance
2. In compositions in InGaAs predicts the individual FinFET operation

Rutwik Joshi *et al*, IEEE TED 69 (8): 4175-4182 (2022).


Ge/InGaAs CMOS at N5 Node with QC effect



1. Symmetric complementary response
2. Sharp transitions
3. A **relatively high doping in Ge** is needed due to low E_g to maintain negative V_T

Rutwik Joshi *et al*, IEEE TED 69 (12): 6616-6623 (2022).

QC Effect on Ge/InGaAs CMOS: V_{th} & ON/OFF Ratio




$$V_{TH} = V_{TH_i} + \frac{qN_{CH}w_d}{C_{ox}} + \Delta\phi_{QM}(W)$$

Channel doping has a significant QC effect, so it must be treated as a design variable

Rutwik Joshi *et al*, IEEE TED 69 (12): 6616-6623 (2022).

Summary: Effect of QC on Ge/InGaAs CMOS






Rutwik Joshi *et al*, *IEEE TED* 69 (12): 6616-6623 (2022).

Ge NSFET





Ge Nanosheet FET on AIAs

Si	Ge	Ge	Ge
Si _{0.7} Ge _{0.3}	Si	Si _{0.3} Ge _{0.7}	AIAs
Si	Ge	Ge	Ge
Si _{0.7} Ge _{0.3}	Si	Si _{0.3} Ge _{0.7}	AIAs
Si	Ge	Ge	Ge
Si _{0.7} Ge _{0.3}	SOI	Si _{0.3} Ge _{0.7}	(d) AIAs
(a)	(b)	(c)	GaAs
Substrate	Substrate	Substrate	Substrate




(d)	(e)
Metal	Metal
HfO ₂	HfO ₂
SiO ₂	Al ₂ O ₃
Si Cap	GeO _x
Germanium	Germanium




Rutwik Joshi *et al*, IEEE TED 70 (3): 899-907 (2023).

Ge Nanosheet FET on AlAs : TEM of Epitaxial Ge/AlAs



Rutwik Joshi *et al*, *IEEE TED* 70 (3): 899-907 (2023).

Ge Nanosheet FET Boost Over FinFET: Simulation



FinFET (Trigate)

12 % boost I_{ON}

9.5 % boost SS


5.3x increase in I_{ON}/I_{OFF}

NSFET (Quad-gate/GAA)

Architecture	Work-function (eV)	Channel Type	On-Current ($\mu A/\mu m$)	SS (mV/dec)	Ratio	DIBL (mV/V)
FinFET	4.5	Doped	73.62	93	2.7k	37.7
FinFET	4.4	Undoped	98	95	1.4k	34
NSFET	4.4	Undoped	110	86	7.5k	42










Rutwik Joshi *et al*, IEEE TED 70 (3): 899-907 (2023).

Ge Nanosheet FET vs FinFET: Leakage



Rutwik Joshi *et al*, IEEE TED 70 (3): 899-907 (2023).

Ge Nanosheet FET: HP, HD, SRAM Performances



Node	Nanosheet Dimensions (L,H,W) in nm
N2.1 HP	(14,7,30)
N2.1 HD	(14,7,15)
N2.1 SRAM	(14,7,7)
N1.5 HP	(12,6,25)
N1.5 HD	(12,6,11)
N1.5 SRAM	(12,6,6)
N1 HP	(12,5,20)
N1 HD	(12,5,6)
N1 SRAM	(12,5,6)
N0.7 HP	(12,5,15)
N0.7 HD	(12,5,6)
N0.7 SRAM	(12,5,6)

Rutwik Joshi *et al*, IEEE TED 70 (3): 899-907 (2023).

Ge Nanosheet FET: Benchmarking


Ref.	Material	Architecture (<i>p</i> -FET)	L (nm)	W [or D] (nm)	H [or D] (nm)	No. of sheets [or wire]	I_{ON} ($\mu A/\mu m$)	I_{ON}/I_{OFF}	SS (mV/dec)	Supply (V)
[12] and [17]	Ge	NSFET	90	80	40	3	1650	10^4	130	1
	Ge	NSFET	90	80	40	1	717	10^5	105	1
[33]	Si	NSFET	45	30	8	7	3000	10^6	64	1
[9]	ϵ -Ge	Nanowire	45	13	13	1	500	10^3	75	0.5
[34]	GeSn	GAA	40	20	5	3	58	—	110	0.5
[36]	SiGe	NSFET	25	100	5	1	508	5×10^3	79	0.5
	SiGe	NSFET	55	100	5	1	300	3×10^3	67	0.5
[36]	GeSn	NSFET	90	30	2.4	8	170	1.6×10^7	64	0.5
[37]	GeSn	NSFET	120	87	12	4	42	2×10^4	89	0.5
[38]	Ge	Nanowire	40	9	9	2	524	5.24×10^3	81	0.5
<i>This work (N5)</i>										
NSFET A	Ge	NSFET	18	6	6	1	69	2.18×10^4	78	0.5
NSFET B	Ge	NSFET	18	6	6	1	99	6.32×10^4	70	0.5
NSFET C20	ϵ -Ge	NSFET	18	6	6	1	129	5.34×10^3	80	0.5
NSFET C40	ϵ -Ge	NSFET	18	6	6	1	221	1.07×10^3	81.2	0.5

Rutwik Joshi *et al*, IEEE TED 70 (3): 899-907 (2023).

Strained Ge Photonics



Structural Design of Tensile Strained Tunable ϵ -Ge/InGa(Al)As




Increase strain in Ge

Direct band gap

M. Hudait *et al*, ACS Appl. Electron. Mater., 10(3): 4535-4547 (2021)

ε -Ge on GaAs with Graded $\text{In}_x\text{Al}_{1-x}\text{As}$ Buffer: X-ray and AFM






- (115) reciprocal space map exhibited tensile strained Ge on InAlAs
- AFM morphology demonstrate the cross-hatch morphology

M. Clavel et al, ACS Omega (2022)


InGaAs/ ϵ -Ge/InGaAs QW Laser Structure

$p^+-\text{In}_{0.28}\text{Ga}_{0.72}\text{As}$	barrier	$2.4 \times 10^{18} \text{ cm}^{-3}$	$1 \mu\text{m}$	Be-doped cladding plus contact
$p^+-\text{Al}_{0.3}\text{In}_{0.28}\text{Ga}_{0.42}\text{As}$	SCH	$2.4 \times 10^{18} \text{ cm}^{-3}$	$1 \mu\text{m}$	Be-doped cladding
$\text{uid-In}_{0.28}\text{Ga}_{0.72}\text{As}$	confinement		$0.4 \mu\text{m}$	Waveguide for confinement
uid-Ge	lasing layer		13 nm	Quantum well
$\text{uid-In}_{0.28}\text{Ga}_{0.72}\text{As}$	confinement		$0.4 \mu\text{m}$	Waveguide for confinement
$n^+-\text{Al}_{0.3}\text{In}_{0.28}\text{Ga}_{0.42}\text{As}$	SCH	$2.6 \times 10^{18} \text{ cm}^{-3}$	$1 \mu\text{m}$	Si-doped cladding
$\text{uid-In}_x\text{Ga}_{1-x}\text{As}$	buffer	$5 \times 10^{17} \text{ cm}^{-3}$	$0.75 \mu\text{m}$	Linearly graded buffer
$x = 0 \rightarrow 0.30 \rightarrow 0.28$				
(100)/2° offcut GaAs substrate				S. I. Substrate







M. Hudait *et al*, ACS Appl. Electron. Mater., 10(3): 4535-4547 (2021)


XTEM Analysis of InGaAs/ ϵ -Ge/InGaAs QW Laser Structure



PL Analysis: Strain-Induced PL Peak Red-shifts




Magnetotransport Study of 1.6% ϵ -Ge



M. B. Clavel *et al*, *Phys. Rev. Appl.*, 2022, **18**, 064083-1-12.

Carrier Transport (Mobility & density): Ge and Tunable $\epsilon\text{-Ge}$




1.6% $\epsilon\text{-Ge}$ on $\text{In}_{0.24}\text{Ga}_{0.76}\text{As}$

- ✓ $2 \times \mu_n$ boost compared to unstrained Ge
- ✓ Increase in mobility of L-valley electrons !!
- ✓ Carriers are confined within the 1.6 % $\epsilon\text{-Ge}$
- ✓ No mobility contribution from underlying $\text{In}_{0.24}\text{Ga}_{0.76}\text{As}$ stressor layer
- ✓ Effective mass of $0.049 m_e$

M. B. Clavel *et al*, *Phys. Rev. Appl.*, 2022, **18**, 064083-1-12.

Defect Microstructures : Epitaxial Tunable ϵ -Ge



1.2% ϵ -Ge



1.4% ϵ -Ge

S. Bhattacharya et al, ACS Appl. Electronic Materials (Under Review, 2023)

Carrier Recombination: **Ge** & Tunable ϵ -Ge



- ☑ **SRV of 21 cm/s was achieved from unstrained Ge**
- ☑ **Bulk lifetime of ~127 ns was determined**
- ☑ **Carrier lifetime increases with increasing strain**

S. Bhattacharya et al, ACS Appl. Electronic Materials (Under Review, 2023)

GeSn Photonics



Epitaxial **GeSn** Material Synthesis

$\text{Ge}_{1-y}\text{Sn}_y$ grown on $\text{In}_x\text{Al}_{1-x}\text{As}$



- ✓ Large band offsets
- ✓ Superior confinement
- ✓ Lattice matched (virtually defect-free)
 - No critical layer constraints

○ No critical layer constraints

<table><tr><td>Ge</td><td>270 nm</td></tr><tr><td>AlAs</td><td>170 nm</td></tr><tr><td>GaAs</td><td>250 nm</td></tr><tr><td colspan="2">GaAs (100)/2° S.I. substrate</td></tr></table> (A) Lattice matched	Ge	270 nm	AlAs	170 nm	GaAs	250 nm	GaAs (100)/2° S.I. substrate		<table><tr><td>$\text{Ge}_{0.97}\text{Sn}_{0.03}$</td><td>350 nm</td></tr><tr><td>AlAs</td><td>250 nm</td></tr><tr><td>GaAs</td><td>250 nm</td></tr><tr><td colspan="2">GaAs (100)/2° S.I. substrate</td></tr></table> (B) Pseudomorphic (Compressive)	$\text{Ge}_{0.97}\text{Sn}_{0.03}$	350 nm	AlAs	250 nm	GaAs	250 nm	GaAs (100)/2° S.I. substrate		<table><tr><td>$\text{Ge}_{0.94}\text{Sn}_{0.06}$</td><td>50 nm</td></tr><tr><td>Ge</td><td>38 nm</td></tr><tr><td>GaAs</td><td>250 nm</td></tr><tr><td colspan="2">GaAs (100)/2° S.I. substrate</td></tr></table> (C) Pseudomorphic (Compressive)	$\text{Ge}_{0.94}\text{Sn}_{0.06}$	50 nm	Ge	38 nm	GaAs	250 nm	GaAs (100)/2° S.I. substrate		<table><tr><td>$\text{Ge}_{0.94}\text{Sn}_{0.06}$</td><td>350 nm</td></tr><tr><td>$\text{In}_{0.12}\text{Al}_{0.88}\text{As}$</td><td>500 nm</td></tr><tr><td>$\text{In}_x\text{Al}_{1-x}\text{As}$ (LGB) $x = 0.03 \rightarrow 0.16 \rightarrow 0.12$</td><td>750 nm</td></tr><tr><td>AlAs</td><td>260 nm</td></tr><tr><td>GaAs</td><td>250 nm</td></tr><tr><td colspan="2">GaAs (100)/2° S.I. substrate</td></tr></table> (D) Lattice matched	$\text{Ge}_{0.94}\text{Sn}_{0.06}$	350 nm	$\text{In}_{0.12}\text{Al}_{0.88}\text{As}$	500 nm	$\text{In}_x\text{Al}_{1-x}\text{As}$ (LGB) $x = 0.03 \rightarrow 0.16 \rightarrow 0.12$	750 nm	AlAs	260 nm	GaAs	250 nm	GaAs (100)/2° S.I. substrate	
Ge	270 nm																																						
AlAs	170 nm																																						
GaAs	250 nm																																						
GaAs (100)/2° S.I. substrate																																							
$\text{Ge}_{0.97}\text{Sn}_{0.03}$	350 nm																																						
AlAs	250 nm																																						
GaAs	250 nm																																						
GaAs (100)/2° S.I. substrate																																							
$\text{Ge}_{0.94}\text{Sn}_{0.06}$	50 nm																																						
Ge	38 nm																																						
GaAs	250 nm																																						
GaAs (100)/2° S.I. substrate																																							
$\text{Ge}_{0.94}\text{Sn}_{0.06}$	350 nm																																						
$\text{In}_{0.12}\text{Al}_{0.88}\text{As}$	500 nm																																						
$\text{In}_x\text{Al}_{1-x}\text{As}$ (LGB) $x = 0.03 \rightarrow 0.16 \rightarrow 0.12$	750 nm																																						
AlAs	260 nm																																						
GaAs	250 nm																																						
GaAs (100)/2° S.I. substrate																																							



0-6% Sn in GeSn/In(Al)As

Material Analysis of GeSn: X-ray RSMs



Sample B

Ge _{0.97} Sn _{0.03}	350 nm
AlAs	250 nm
GaAs	250 nm
GaAs (100)/2° S.I. substrate	




Sample C

Ge _{0.94} Sn _{0.06}	50 nm
Ge	38 nm
GaAs	250 nm
GaAs (100)/2° S.I. substrate	

M. K. Hudait *et al.*, *JMC-C*, 2022, **10**, 10530–10540.

X-ray Analysis of Lattice matched $\text{GeSn}_{0.06}/\text{In}_{0.12}\text{AlAs}$



- $\text{Ge}_{0.94}\text{Sn}_{0.06}$ overlapping with $\text{In}_{0.12}\text{Al}_{0.88}\text{As}$
 ↓
 lattice matched
 $(a_{\text{Ge}_{0.94}\text{Sn}_{0.06}} = 5.70786 \text{ \AA} \text{ at } 300 \text{ K})$
- Q_z and Q_x symmetry at $\text{Ge}_{0.94}\text{Sn}_{0.06}$ shows no or minimal defects
- $\text{In}_x\text{Al}_{1-x}\text{As}$ linearly graded buffer constraints mismatch induced defects


Sample D

$\text{Ge}_{0.94}\text{Sn}_{0.06}$	350 nm
$\text{In}_{0.12}\text{Al}_{0.88}\text{As}$	500 nm
$\text{In}_x\text{Al}_{1-x}\text{As}$ (LGB) $x = 0.03 \rightarrow 0.16 \rightarrow 0.12$	750 nm
AlAs	260 nm
GaAs	250 nm
GaAs (100)/2° S.I. substrate	

M. K. Hudait *et al.*, *JMC-C*, 2022, **10**, 10530–10540.

Minority Carrier Lifetime of **GeSn (0-6% Sn)**

Microwave Reflection Photoconductive decay (μ -PCD) technique @ NREL



□ $\lambda = 1500 \text{ nm}$ (20 mW, $\sim 10^{13} \text{ cm}^{-3}$ injection density), $E_{\text{ph}} \approx 0.83 \text{ eV}$ carriers in L - and Γ -valleys

□ Low surface states induced recombination $\rightarrow$ high lifetime


□ SRH recombination (defect assisted) reduces carrier lifetime

□ High minority carrier lifetimes of 220 ns to 468 ns.

Low defects !!! ✓

High carrier lifetime !!! ✓

Minority Carrier Lifetimes of *Ge* and *GeSn*



- ✓ High carrier lifetime of GeSn
- ✓ Leverage by superior growth

M. K. Hudait *et al.*, *JMC-C*, 2022, 10, 10530–10540.


Energy band alignment of GeSn → Type-I

E. A. Kraut *et al.*, *Phys. Rev. Lett.*, 1980, **44**, 1620–1623.

Kraut *et al.* method:

$$\begin{aligned} \Delta E_V &= (E_{Ge\ 3d\ 5/2} - E_{VBM})^{Ge_{0.94}Sn_{0.06}} \\ &\quad - (E_{As\ 3d\ 5/2} - E_{VBM})^{In_{0.12}Al_{0.88}As} \\ &\quad - (E_{As\ 3d\ 5/2} - E_{Ge\ 3d\ 5/2})^{interface} \end{aligned}$$

$$\begin{aligned} \Delta E_{C,\Gamma-X} &= E_{g,X}^{InAlAs} - E_{g,\Gamma}^{GeSn} - \Delta E_V \end{aligned}$$



Sample D - $Ge_{0.94}Sn_{0.06}/In_{0.12}Al_{0.88}As$


Karthikeyan *et al.*, *JMC-C* (Submitted, 2023)

□ Type -I!! ✓

□ Large Band offsets!! ✓

□ Superior confinement!! ✓

Band offset – Atomic Interdiffusion



○ 1.75% ϵ -Ge on $\text{In}_{0.26}\text{Al}_{0.74}\text{As}$

First principles calculation-based analysis:


- Abrupt interface ✓
- No interdiffusion ✓
- ΔE_V and ΔE_C large enough to hold carriers within $\text{GeSn}_{0.06}$ layer ✓
- GeSn (225°C) lower growth temperature than Ge (400°C) reduces interdiffusion ✓

Karthikeyan *et al.*, JMC-C (Submitted, 2023)

G. Greene-Diniz and M. Grüning, *Phys. Rev. Appl.*, 2018, **10**, 044052-1-16

M. B. Clavel *et al.*, *ACS Omega*, 2022, **7**, 5946

Band offset – Benchmarking



Large band offset of lattice matched
 $\text{Ge}_{0.94}\text{Sn}_{0.06}/\text{In}_{0.12}\text{Al}_{0.88}\text{As}$ Heterostructure:

□ $\Delta E_V = 0.91$ eV

□ $\Delta E_{C, G-X} = 0.64$ eV

□ Band offsets of GeSn grown on Ge or SiGeSn < 0.2 eV

Ref.	Structure
[61]	$\text{Ge}_{0.92}\text{Sn}_{0.08} / \text{Ge}$
[62]	$\text{Ge}_{0.85}\text{Sn}_{0.15} / \text{Ge}$
[63]	$\text{Ge}_{0.92}\text{Sn}_{0.08} / \text{Ge}$
[64]	$\text{Ge}_{0.84}\text{Sn}_{0.16} / \text{Si}_{0.10}\text{Ge}_{0.75}\text{Sn}_{0.15}$
[65]	$\text{Ge}_{0.92}\text{Sn}_{0.08} / \text{Ge}$
[66]	$\text{Ge}_{0.92}\text{Sn}_{0.08} / \text{Ge}$


S. Karthikeyan *et al.*, JMC-C (Submitted, 2023)

Facilities and Outreach



Capabilities

Materials Growth



High-resolution X-ray System




AFM System




TEM System




Mobility Measurement System



Electrical Transport Measurement System




Cryogenic Probe Station



VT Nano Fabrication Shared Facilities



VT-ICTAS Measurement and Analysis Equipment



2-5 nm resolution

Field Emission Scanning
Electron Microscope (SEM)



0.06 nm resolution


Scanning Transmission
Electron Microscope



Auger Electron
Spectroscopy



Dual-Beam Focused Ion Beam



Secondary Ion Mass
Spectrometer

Outreach: VT C-Tech² Summer Camp K-12 Juniors and Seniors @ ADSEL

Removed Students' photos

Graduate student, Michael Clavel is explaining Ga-Al mixing effect

PI is explaining MBE system

PI's graduate student Michael is demonstrating how two metals, Ga and Al react each other

PI with C-Tech² summer camp K-12 juniors and seniors (women in engineering)

VT-C-Tech² summer camp K-12 juniors and seniors in PI's lab



Challenges & Summary: FETs and Laser

- Defect and interface control for large mismatch materials
- How to realize alternate channel Ge/InGaAs FINFETs and NSFET
- Tunable wavelength strained Ge and GeSn based QW Laser and photodetectors
- Bridging the lattice constant for lattice matching device structure with low defect on Si ??
- Heterogeneous Integration of III-V and Ge based Photonics and Electronics on Si

