More Like this

1. The supramodal brain: implications for auditory perception

   https://doi.org/10.1080/20445911.2016.1181691  

   Rosenblum, Lawrence D.; Dias, James W.; Dorsi, Josh (November 2016, Journal of Cognitive Psychology)
2. Development of brain templates for whole brain atlases

   https://doi.org/10.1117/12.2505295  

   Umadevi Venkataraju, Kannan U.; Gornet, James; Murugaiyan, Gayathri; Wu, Zhuhao; Osten, Pavel (March 2019, SPIE)

   Luo, Qingming; Ding, Jun; Fu, Ling (Ed.)
3. MindCrypt: The Brain as a Random Number Generator for SoC-Based Brain-Computer Interfaces

   https://doi.org/10.1109/ICCD58817.2023.00021  

   Eichler, Guy; Seyoum, Biruk; Chiu, Kuan-Lin; Carloni, Luca P (November 2023, IEEE)
4. Integrating Heterogeneous Brain Networks for Predicting Brain Disease Conditions

   Zhang, Yanfu; Zhan, Liang; Cai, Weidong; Thompson, Paul; Huang, Heng (October 2019, the 22nd International Conference on Medical Image Computing and Computer Assisted Intervention (MICCAI 2019))
5. An Efficient Brain-Switch for Asynchronous Brain-Computer Interfaces

   Valencia, Daniel; Mercier, Patrick; Alimohammad, Amir (May 2024, IEEE transactions on biomedical circuits and systems)

   Intracortical brain computer interfaces (iBCIs) utilizing extracellular recordings mainly employ in vivo signal processing application-specific integrated circuits (ASICs) to detect action potentials (spikes). Conventionally, “brain-switches” based on spiking activity have been employed to realize asynchronous (self-paced) iBCIs, estimating when the user involves in the underlying BCI task. Several studies have demonstrated that local field potentials (LFPs) can effectively replace action potentials, drastically reducing the power consumption and processing requirements of in vivo ASICs. This article presents the first LFP-based brain-switch design and implementation using gated recurrent neural networks (RNNs). Compared to the previously reported brain-switches, our design requires no exhaustive learning phase for the estimation of optimal recording channels or frequency band selection, making it more applicable to practical asynchronous iBCIs. The synthesized ASIC of the designed in vivo LFP-based feature extraction unit, in a standard 180-nm CMOS process, occupies only 0.09 mm^2 of silicon area, and the post place-and-route synthesis results indicate that it consumes 91.87 nW of power while operating at 2 kHz. Compared to the previously published ASICs, the proposed LFP-based brain-switch consumes the least power for in vivo digital signal processing and achieves comparable state estimation performance to that of spike-based brain-switches. 

   more » « less