skip to main content


Title: Doped N‐Type Organic Field‐Effect Transistors Based on Faux‐Hawk Fullerene
Abstract

Faux‐hawk fullerenes are promising candidates for high‐performance organic field‐effect transistors (OFETs). They show dense molecular packing and high thermal stability. Furthermore, in contrast to most other C60derivates, functionalization of the fullerene core by the fluorinated group C6F4CF2does not increase their lowest unoccupied orbital position, which allows the use of air‐stable molecular n‐dopants to optimize their performance. The influence of n‐doping on the performance of OFETs based on the faux‐hawk fullerene 1,9‐C60(cyclo‐CF2(2‐C6F4)) (C60FHF) is studied. An analytic model for n‐doped transistors is presented and used to clarify the origin of the increase in the subthreshold swing usually observed in doped OFETs. It is shown that the increase in subthreshold swing can be minimized by using a bulk dopant layer at the gate dielectric/C60FHF layer instead of a mixed host:dopant layer. Following an optimization of the OFETs, an average electron mobility of 0.34 cm2 V−1 s−1, a subthreshold swing below 400 mV dec−1for doped transistors, and a contact resistance of 10 kΩ cm is obtained, which is among the best performance for fullerene based n‐type semiconductors.

 
more » « less
Award ID(s):
1709479
NSF-PAR ID:
10461216
Author(s) / Creator(s):
 ;  ;  ;  ;  ;  ;  ;  ;  
Publisher / Repository:
Wiley Blackwell (John Wiley & Sons)
Date Published:
Journal Name:
Advanced Electronic Materials
Volume:
5
Issue:
6
ISSN:
2199-160X
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. Abstract

    Organic doping is widely used for defining the majority charge carriers of organic thin films, tuning the Fermi level, and improving and stabilizing the performance of organic light‐emitting diodes and organic solar cells. However, in contrast to inorganic semiconductors, the doping concentrations commonly used are quite high (in the wt% range). Such high concentrations not only limit the scope of doping in organic field‐effect transistors (OFETs), but also limit the doping process itself resulting in a low doping efficiency. Here, the mechanism of doping at ultralow doping concentrations is studied. Doped C60metal‐oxide‐semiconductor (MOS) junctions are used to study doping at the 100 ppm level. With the help of a small‐signal drift‐diffusion model, it is possible to disentangle effects of traps at the gate dielectric/organic semiconductor interface from effects of doping and to determine the doping efficiency and activation energy of the doping process. Doped C60OFETs with an ultralow operation voltage of 800 mV and an excellent on/off ratio of up to 107are realized. The devices have low subthreshold swing in the range of 80 mV dec−1and a large transconductance of up to 8 mS mm−1.

     
    more » « less
  2. Abstract

    The minimization of the subthreshold swing (SS) in transistors is essential for low‐voltage operation and lower power consumption, both critical for mobile devices and internet of things (IoT) devices. The conventional metal‐oxide‐semiconductor field‐effect transistor requires sophisticated dielectric engineering to achieve nearly ideal SS (60 mV dec−1at room temperature). However, another type of transistor, the junction field‐effect transistor (JFET) is free of dielectric layer and can reach the theoretical SS limit without complicated dielectric engineering. The construction of a 2D SnSe/MoS2van der Waals (vdW) heterostructure‐based JFET with nearly ideal SS is reported. It is shown that the SnSe/MoS2vdW heterostructure exhibits excellent p–n diode rectifying characteristics with low saturate current. Using the SnSe as the gate and MoS2as the channel, the SnSe/MoS2vdW heterostructure exhibit well‐behavioured n‐channel JFET characteristics with a small pinch‐off voltageVPof −0.25 V, nearly ideal subthreshold swing SS of 60.3 mV dec−1and high ON/OFF ratio over 106, demonstrating excellent electronic performance especially in the subthreshold regime.

     
    more » « less
  3.  
    more » « less
  4. The study investigates the mitigation of radiation damage on p‐type SnO thin‐film transistors (TFTs) with a fast, room‐temperature annealing process. Atomic layer deposition is utilized to fabricate bottom‐gate TFTs of high‐quality p‐type SnO layers. After 2.8 MeV Au4+irradiation at a fluence level of 5.2 × 1012 ions cm−2, the output drain current and on/off current ratio (Ion/Ioff) decrease by more than one order of magnitude, field‐effect mobility (μFE) reduces more than four times, and subthreshold swing (SS) increases more than four times along with a negative shift in threshold voltage. The observed degradation is attributed to increased surface roughness and defect density, as confirmed by scanning electron microscopy (SEM), high‐resolution micro‐Raman, and transmission electron microscopy (TEM) with geometric phase analysis (GPA). A technique is demonstrated to recover the device performance at room temperature and in less than a minute, using the electron wind force (EWF) obtained from low‐duty‐cycle high‐density pulsed current. At a pulsed current density of 4.0 × 105 A cm−2, approximately four times increase inIon/Ioffis observed, 41% increase inμFE, and 20% decrease in the SS of the irradiated TFTs, suggesting effectiveness of the new annealing technique.

     
    more » « less
  5. Abstract

    New deposition techniques for amorphous oxide semiconductors compatible with silicon back end of line manufacturing are needed for 3D monolithic integration of thin‐film electronics. Here, three atomic layer deposition (ALD) processes are compared for the fabrication of amorphous zinc tin oxide (ZTO) channels in bottom‐gate, top‐contact n‐channel transistors. As‐deposited ZTO films, made by ALD at 150–200 °C, exhibit semiconducting, enhancement‐mode behavior with electron mobility as high as 13 cm2V−1s−1, due to a low density of oxygen‐related defects. ZTO deposited at 200 °C using a hybrid thermal‐plasma ALD process with an optimal tin composition of 21%, post‐annealed at 400 °C, shows excellent performance with a record high mobility of 22.1 cm2V–1s–1and a subthreshold slope of 0.29 V dec–1. Increasing the deposition temperature and performing post‐deposition anneals at 300–500 °C lead to an increased density of the X‐ray amorphous ZTO film, improving its electrical properties. By optimizing the ZTO active layer thickness and using a high‐kgate insulator (ALD Al2O3), the transistor switching voltage is lowered, enabling electrical compatibility with silicon integrated circuits. This work opens the possibility of monolithic integration of ALD ZTO‐based thin‐film electronics with silicon integrated circuits or onto large‐area flexible substrates.

     
    more » « less