More Like this

1. A Mixed-Signal Time-Domain Generative Adversarial Network Accelerator with Efficient Subthreshold Time Multiplier and Mixed-Signal On-Chip Training for Low Power Edge Devices

   https://doi.org/10.1109/VLSICircuits18222.2020.9162829  

   Chen, Zhengyu; Fu, Sihua; Cao, Qiankai; Gu, Jie (June 2020, Symposium on VLSI Circuits)

   null (Ed.)
2. High-Throughput Dynamic Time Warping Accelerator for Time-Series Classification With Pipelined Mixed-Signal Time-Domain Computing

   https://doi.org/10.1109/JSSC.2020.3021066  

   Chen, Zhengyu; Gu, Jie (February 2021, IEEE Journal of Solid-State Circuits)

   null (Ed.)
3. Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing

   https://doi.org/10.1145/3316781.3317800  

   Chen, Zhengyu; Zhou, Hai; Gu, Jie (July 2019, Design Automation Conference)
4. Effective Analog/Mixed-Signal Circuit Placement Considering System Signal Flow

   Zhu, K.; Chen, H.; Liu, M.; Tang, X.; Sun, N.; Pan, D. Z. (November 2020, IEEE/ACM International Conference on Computer-Aided Design (ICCAD))

   null (Ed.)
5. Mixed-Signal Neuromorphic Processors: Quo Vadis?

   Bavandpour, M.; Sahay, S.; Mahmoodi, M.R.; Strukov, D.B. (October 2019, 2019 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S))

   This paper outlines different design options and the most suitable memory devices for implementing dense vector-by-matrix multiplication operation, the key operation in neuromorphic computing. The considered approaches are evaluated by modeling system-level performance of 55-nm 4-bit mixed-signal neuromorphic inference processor running common deep learning feedforward and recurrent neural network models. 

   more » « less