skip to main content


Title: A Comparative Study of Energy Savings in a Liquid-Cooled Server by Dynamic Control of Coolant Flow Rate at Server Level
Award ID(s):
1738811
NSF-PAR ID:
10276339
Author(s) / Creator(s):
; ; ;
Date Published:
Journal Name:
IEEE Transactions on Components, Packaging and Manufacturing Technology
Volume:
11
Issue:
4
ISSN:
2156-3950
Page Range / eLocation ID:
616 to 624
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. null (Ed.)
  2. We present SimplePIR, the fastest single-server private information retrieval scheme known to date. SimplePIR’s security holds under the learning-with-errors assumption. To answer a client’s query, the SimplePIR server performs fewer than one 32-bit multiplication and one 32-bit addition per database byte. SimplePIR achieves 10 GB/s/core server throughput, which approaches the memory bandwidth of the machine and the performance of the fastest two-server private-information-retrieval schemes (which require non-colluding servers). SimplePIR has relatively large communication costs: to make queries to a 1 GB database, the client must download a 121 MB "hint" about the database contents; thereafter, the client may make an unbounded number of queries, each requiring 242 KB of communication. We present a second single-server scheme, DoublePIR, that shrinks the hint to 16 MB at the cost of slightly higher per-query communication (345 KB) and slightly lower throughput (7.4 GB/s/core). Finally, we apply our new private-information-retrieval schemes, together with a novel data structure for approximate set membership, to the task of private auditing in Certificate Transparency. We achieve a strictly stronger notion of privacy than Google Chrome’s current approach with modest communication overheads: 16 MB of download per month, along with 150 bytes per TLS connection. 
    more » « less
  3. Bounding each task’s worst-case execution time (WCET) accurately is essential for real-time systems to determine if all deadlines can be met. Yet, access latencies to Dynamic Random Access Memory (DRAM) vary significantly due to DRAM refresh, which blocks access to memory cells. Variations further increase as DRAM density grows. This work contributes the “Colored Refresh Server” (CRS), a uniprocessor scheduling paradigm that partitions DRAM in two distinctly colored groups such that refreshes of one color occur in parallel to the execution of real-time tasks of the other color. By executing tasks in phase with periodic DRAM refreshes with opposing colors, memory requests no longer suffer from refresh interference. Experimental results confirm that refresh overhead 
    more » « less
  4. High performance computing needs high performance power electronics. This paper presents the design of an ultra-efficient series-stacked hard-disk-drive (HDD) data storage server with a multiport ac-coupled differential power processing (MAC-DPP) architecture. A large number of HDDs are connected in series and ac-coupled through a multi-winding transformer with a single flux linkage. The MAC-DPP architecture offers very low power conversion stress, can achieve extremely high efficiency, and can reduce the magnetic size and the component count. A hybrid time-sharing and distributed phase-shift control strategy is developed to modulate the ac-coupled multi-input-multi-output (MIMO) power flow. A 10-port MAC-DPP prototype was designed to support a 300 W data storage system with 10 series-stacked voltage domains. The MAC-DPP converter was tested with a 50-HDD 12TB testbench, which can maintain normal operation of the server against the worst hot-swapping scenario. The 300 W MAC-DPP prototype can achieve 99.7% peak system efficiency and over 100 W/in 3 power density. 
    more » « less