skip to main content

Explore Research Products in the NSF-PAR

Title: Design of Nanocrystalline Medium-Voltage Medium-Frequency Three-Phase Transformers for Grid-Connected Applications
This paper presents the design of a three-phase three-limb high-efficiency medium-voltage medium-frequency transformer with an integrated leakage layer using ribbon-based nanocrystalline cores for three-phase grid-connected applications. The design methodology is based on a custom-core approach developed by a series of design equations that allow the user to select a design that best fits the transformer specifications. A 150kVA 10-kHz 5-kV-to-400-V three-phase three-limb transformer is designed to validate the proposed design method. In addition, a series of experimental characterisation tests are conducted to measure the performance of the design according do the theoretical performance.  more » « less
Award ID(s):
1939144
NSF-PAR ID:
10317597
Author(s) / Creator(s):
; ; ; ;
Date Published:
Journal Name:
IEEE Energy Conversion Congress and Exposition (ECCE)
Format(s):
Medium: X
Sponsoring Org:
National Science Foundation
More Like this
  1. ; ; ; ; ( , 2019 8th International Conference on Renewable Energy Research and Applications (ICRERA))
    null (Ed.)
    In this paper, design of a compact high frequency four-port transformer for a Solid-State Transformer (SST) arrangement is presented. Unlike other SSTs, the four-port system integrates three active sources and a load port with galvanic isolation via a single transformer core. In addition to this feature, one of the three source ports is designed to operate at Medium Voltage (MV) 7.2kV for direct connection to 4.16kV AC grid, while other ports nominal voltages are rated at 400V. The transformer is designed to operate at 50kHz and to supply 25kW/port. Thus, the proposed system connects the MV grid, Energy Storage System (ESS), PV, and DC load to each other on a single common transformer core. Based on the system power demand and availability of renewable energy resources, utility and energy storage ports can either supply or draw power, while PV port can only supply power, maintaining the required demand for the load. This work focuses mainly on the High Frequency Transformer (HFT) design. An extensive study is carried out to obtain the optimal, compact, cost effective, and high efficiency model. Modeling, mathematical, and simulation results are derived and presented to demonstrate the viability of this design. 
    more » « less
  2. ; ; ; ; ( , 2021 IEEE Energy Conversion Congress and Exposition (ECCE))
    This paper presents a unique Virtual Prototyping Process (VPP) that allows for metaheuristic optimization of the building block based Power Electronic Converter systems. The VPP allows for exploration of a range of design space variables, including voltage levels, power semiconductor device technology and thermal management approach against competing objectives such as power density, efficiency and specific cost given electrical and environmental constraints. A unique feature of proposed VPP is compilation of lower voltage building blocks into a much higher voltage rated system and inclusion of allocations for insulation systems, thermal management, accessibility, busing/interconnections and frame/structure/chassis. This approach enables understanding of these practical considerations on power density. This paper presents a use case of a Medium Voltage ac (MVac) to Low Voltage dc (LVdc) solid state transformer. 
    more » « less
  3. ; ; ; ( , Evaluation of a Medium-Voltage Grid-Tied Cascaded H-Bridge for Energy Storage Systems Using SiC Switching Devices)
    This paper presents the study and evaluation of a medium-voltage grid-tied cascaded H-bridge (CHB) three-phase inverter for battery energy storage systems using SiC devices as an enabling technology. The high breakdown voltage capability of SiC devices provide the advantage to significantly minimize the complexity of the CHB multilevel converter, with less power loss compared to when Silicon (Si) devices are used. The topology in this study has been selected based on high voltage SiC devices. In order to reach 13.8 kV, a nine-level CHB is needed when using 6.5 kV SiC MOSFETs. However, if 10 kV SiC MOSFETs are used, only five-levels of the CHB are required. The controls were developed, simulated and verified through an experimental prototype. The results from the scaled-down prototype proved the controls and the verification of the performance of five-level CHB three-phase inverter. For the system reliability, both open-loop and short-circuit faults are analyzed. 
    more » « less
  4. ; ; ; ; ; ( , 2018 9th IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG))
    This paper investigates the use of power semiconductor devices in a nine - level cascaded H-bridge (CHB) multilevel inverter topology with an integrated battery energy storage system (BESS) for a 13.8kV medium voltage distribution system. In this topology, the bulky conventional step-up 60 Hz transformer is not used. The purpose of this study is to analyze the use of SiC MOSFET and Si IGBT devices in the inverter system to evaluate their respective performances. SiC MOSFET and Si IGBT switching devices are modeled and characterized using Saber® modeling software. The switching losses, thermal performance, and efficiency of the inverter system are investigated, and measurements are obtained from the simulation. Saber® provides a good capability for characterizing semiconductor models in the real world, with great features of computation. A three-phase SiC power MOSFET-based multilevel CHB inverter prototype is presented for experimental verification. In the investigation, better performances of SiC MOSFET devices are recorded. SiC devices demonstrate promising performance at different switching frequency and temperature ranges. 
    more » « less
  5. ; ; ; ; ( , APEC 2018)
    This paper describes the study of a topology of modular multilevel converters for integrating battery energy storage into a medium (13.8 kV) distribution system. The main benefit of this topology is to remove the need for a bulk 60 Hz transformer that is normally used to step up the output of a voltage source inverter to the medium voltage level. A SiC-based power electronics interface presented in this paper provides an efficient solution without the large and costly transformer. Using medium voltage SiC devices (≥ 10 kV SiC MOSFETs), with their high breakdown voltage, enables the system to meet and withstand medium voltage application, using a minimized number of cascaded modules. This SiC-based power electronics interface significantly reduces the complexity usually faced when Si devices are used directly in medium voltage applications. The voltage and state of charge balancing control for battery modules is also simplified and performs well. The simulation and experimental results, performed on a low-voltage prototype, verify the proposed topology that is presented in this paper. 
    more » « less
  • Citation Formats
  • MLA
  • APA
  • Chicago
  • BibTeX
  • Save / Share this Record
  • Send to Email