skip to main content

This content will become publicly available on October 10, 2022

Title: Design of Nanocrystalline Medium-Voltage Medium-Frequency Three-Phase Transformers for Grid-Connected Applications
This paper presents the design of a three-phase three-limb high-efficiency medium-voltage medium-frequency transformer with an integrated leakage layer using ribbon-based nanocrystalline cores for three-phase grid-connected applications. The design methodology is based on a custom-core approach developed by a series of design equations that allow the user to select a design that best fits the transformer specifications. A 150kVA 10-kHz 5-kV-to-400-V three-phase three-limb transformer is designed to validate the proposed design method. In addition, a series of experimental characterisation tests are conducted to measure the performance of the design according do the theoretical performance.
Authors:
; ; ; ;
Award ID(s):
1939144
Publication Date:
NSF-PAR ID:
10317597
Journal Name:
IEEE Energy Conversion Congress and Exposition (ECCE)
Sponsoring Org:
National Science Foundation
More Like this
  1. In this paper, design of a compact high frequency four-port transformer for a Solid-State Transformer (SST) arrangement is presented. Unlike other SSTs, the four-port system integrates three active sources and a load port with galvanic isolation via a single transformer core. In addition to this feature, one of the three source ports is designed to operate at Medium Voltage (MV) 7.2kV for direct connection to 4.16kV AC grid, while other ports nominal voltages are rated at 400V. The transformer is designed to operate at 50kHz and to supply 25kW/port. Thus, the proposed system connects the MV grid, Energy Storage System (ESS), PV, and DC load to each other on a single common transformer core. Based on the system power demand and availability of renewable energy resources, utility and energy storage ports can either supply or draw power, while PV port can only supply power, maintaining the required demand for the load. This work focuses mainly on the High Frequency Transformer (HFT) design. An extensive study is carried out to obtain the optimal, compact, cost effective, and high efficiency model. Modeling, mathematical, and simulation results are derived and presented to demonstrate the viability of this design.
  2. This paper investigates the use of power semiconductor devices in a nine - level cascaded H-bridge (CHB) multilevel inverter topology with an integrated battery energy storage system (BESS) for a 13.8kV medium voltage distribution system. In this topology, the bulky conventional step-up 60 Hz transformer is not used. The purpose of this study is to analyze the use of SiC MOSFET and Si IGBT devices in the inverter system to evaluate their respective performances. SiC MOSFET and Si IGBT switching devices are modeled and characterized using SaberĀ® modeling software. The switching losses, thermal performance, and efficiency of the inverter system are investigated, and measurements are obtained from the simulation. SaberĀ® provides a good capability for characterizing semiconductor models in the real world, with great features of computation. A three-phase SiC power MOSFET-based multilevel CHB inverter prototype is presented for experimental verification. In the investigation, better performances of SiC MOSFET devices are recorded. SiC devices demonstrate promising performance at different switching frequency and temperature ranges.
  3. This paper presents the study and evaluation of a medium-voltage grid-tied cascaded H-bridge (CHB) three-phase inverter for battery energy storage systems using SiC devices as an enabling technology. The high breakdown voltage capability of SiC devices provide the advantage to significantly minimize the complexity of the CHB multilevel converter, with less power loss compared to when Silicon (Si) devices are used. The topology in this study has been selected based on high voltage SiC devices. In order to reach 13.8 kV, a nine-level CHB is needed when using 6.5 kV SiC MOSFETs. However, if 10 kV SiC MOSFETs are used, only five-levels of the CHB are required. The controls were developed, simulated and verified through an experimental prototype. The results from the scaled-down prototype proved the controls and the verification of the performance of five-level CHB three-phase inverter. For the system reliability, both open-loop and short-circuit faults are analyzed.
  4. This paper presents a unique Virtual Prototyping Process (VPP) that allows for metaheuristic optimization of the building block based Power Electronic Converter systems. The VPP allows for exploration of a range of design space variables, including voltage levels, power semiconductor device technology and thermal management approach against competing objectives such as power density, efficiency and specific cost given electrical and environmental constraints. A unique feature of proposed VPP is compilation of lower voltage building blocks into a much higher voltage rated system and inclusion of allocations for insulation systems, thermal management, accessibility, busing/interconnections and frame/structure/chassis. This approach enables understanding of these practical considerations on power density. This paper presents a use case of a Medium Voltage ac (MVac) to Low Voltage dc (LVdc) solid state transformer.
  5. In this study, a power converter topology and control schemes for the power converter stages are proposed for a DC extreme fast charger. The proposed system is composed of a cascaded H-bridge (CHB) converter as the active front end (AFE), and an input series output parallel (ISOP), which includes three parallel connected dual active bridge (DAB) cells. A modified Lyapunov Function (LF) based control strategy is applied to obtain high current control response for the AFE. An additional controller to remove the voltage unbalances among the H-bridges is also presented. Additionally, the triple phase-shift (TPS) control method is applied for the ISOP DAB converter. A Lagrange Multiplier (LM) based optimization study is performed to minimize the RMS current of the transformer. The performance of the proposed converter topology and control strategies is validated with MATLAB/Simulink simulations.