Sc has been employed as an electron contact to a number of two-dimensional (2D) materials (e.g. MoS2, black phosphorous) and has enabled, at times, the lowest electron contact resistance. However, the extremely reactive nature of Sc leads to stringent processing requirements and metastable device performance with no true understanding of how to achieve consistent, high-performance Sc contacts. In this work, WSe2transistors with impressive subthreshold slope (109 mV dec−1) and
Realizing van der Waals (vdW) epitaxy in the 1980s represents a breakthrough that circumvents the stringent lattice matching and processing compatibility requirements in conventional covalent heteroepitaxy. However, due to the weak vdW interactions, there is little control over film qualities by the substrate. Typically, discrete domains with a spread of misorientation angles are formed, limiting the applicability of vdW epitaxy. Here, the epitaxial growth of monocrystalline, covalent Cr5Te82D crystals on monolayer vdW WSe2by chemical vapor deposition is reported, driven by interfacial dative bond formation. The lattice of Cr5Te8, with a lateral dimension of a few tens of micrometers, is fully commensurate with that of WSe2via 3 × 3 (Cr5Te8)/7 × 7 (WSe2) supercell matching, forming a single‐crystalline moiré superlattice. This work establishes a conceptually distinct paradigm of thin‐film epitaxy, termed “dative epitaxy”, which takes full advantage of covalent epitaxy with chemical bonding for fixing the atomic registry and crystal orientation, while circumventing its stringent lattice matching and processing compatibility requirements; conversely, it ensures the full flexibility of vdW epitaxy, while avoiding its poor orientation control. Cr5Te82D crystals grown by dative epitaxy exhibit square magnetic hysteresis, suggesting minimized interfacial defects that can serve as pinning sites.
more » « less- NSF-PAR ID:
- 10366676
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- Advanced Materials
- Volume:
- 34
- Issue:
- 17
- ISSN:
- 0935-9648
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
more » « less
Abstract I ON/I OFF(106) are demonstrated without post-metallization processing by depositing Sc contacts in ultra-high vacuum (UHV) at room temperature (RT). The lowest electron Schottky barrier height (SBH) is achieved by mildly oxidizing the WSe2in situ before metallization, which minimizes subsequent reactions between Sc and WSe2. Post metallization anneals in reducing environments (UHV, forming gas) degrade theI ON/I OFFby ~103and increase the subthreshold slope by a factor of 10. X-ray photoelectron spectroscopy indicates the anneals increase the electron SBH by 0.4–0.5 eV and correspondingly convert 100% of the deposited Sc contacts to intermetallic or scandium oxide. Raman spectroscopy and scanning transmission electron microscopy highlight the highly exothermic reactions between Sc and WSe2, which consume at least one layer RT and at least three layers after the 400 °C anneals. The observed layer consumption necessitates multiple sacrificial WSe2layers during fabrication. Scanning tunneling microscopy/spectroscopy elucidate the enhanced local density of states below the WSe2Fermi level around individual Sc atoms in the WSe2lattice, which directly connects the scandium selenide intermetallic with the unexpectedly large electron SBH. The interface chemistry and structural properties are correlated with Sc–WSe2transistor and diode performance. The recommended combination of processing conditions and steps is provided to facilitate consistent Sc contacts to WSe2. -
more » « less
Abstract Heat dissipation is a major limitation of high‐performance electronics. This is especially important in emerging nanoelectronic devices consisting of ultra‐thin layers, heterostructures, and interfaces, where enhancement in thermal transport is highly desired. Here, ultra‐high interfacial thermal conductance in encapsulated van der Waals (vdW) heterostructures with single‐layer transition metal dichalcogenides MX2(MoS2, WSe2, WS2) sandwiched between two hexagonal boron nitride (hBN) layers is reported. Through Raman spectroscopic measurements of suspended and substrate‐supported hBN/MX2/hBN heterostructures with varying laser power and temperature, the out‐of‐plane interfacial thermal conductance in the vertical stack is calibrated. The measured interfacial thermal conductance between MX2and hBN reaches 74 ± 25 MW m−2K−1, which is at least ten times higher than the interfacial thermal conductance of MX2in non‐encapsulation structures. Molecular dynamics (MD) calculations verify and explain the experimental results, suggesting a full encapsulation by hBN layers is accounting for the high interfacial conductance. This ultra‐high interfacial thermal conductance is attributed to the double heat transfer pathways and the clean and tight vdW interface between two crystalline 2D materials. The findings in this study reveal new thermal transport mechanisms in hBN/MX2/hBN structures and shed light on building novel hBN‐encapsulated nanoelectronic devices with enhanced thermal management.
-
Over the two decades, amorphous oxide semiconductors (AOSs) and their thin film transistor (TFT) channel application have been intensely explored to realize high performance, transparent and flexible displays due to their high field effect mobility (μFE=5-20 cm2/Vs), visible range optical transparency, and low temperature processability (25-300 °C).[1-2] The metastable amorphous phase is to be maintained during operation by the addition of Zn and additional third cation species (e.g., Ga, Hf, or Al) as an amorphous phase stabilizer.[3-5] To limit TFT off-state currents, a thin channel layer (10-20 nm) was employed for InZnO (IZO)-based TFTs, or third cations were added to suppress carrier generations in the TFT channel. To resolve bias stress-induced instabilities in TFT performance, approaches to employ defect passivation layers or enhance channel/dielectric interfacial compatibility were demonstrated.[6-7] Metallization contact is also a dominating factor that determines the performance of TFTs. Particularly, it has been reported that high electrical contact resistance significantly sacrifices drain bias applied to the channel, which leads to undesirable power loss during TFT operation and issues for the measurement of TFT field effect mobilities. [2, 8] However, only a few reports that suggest strategies to enhance contact behaviors are available in the literature. Furthermore, the previous approaches (1) require an additional fabrication complexity due to the use of additional treatments at relatively harsh conditions such as UV, plasma, or high temperatures, and (2) may lead to adverse effects on the channel material attributed to the chemical incompatibility between dissimilar materials, and exposures to harsh environments. Therefore, a simple and easy but effective buffer strategy, which does not require any additional process complexities and not sacrifice chemical compatibility, needs to be established to mitigate the contact issues and therefore achieve high performance and low power consumption AOS TFTs. The present study aims to demonstrate an approach utilizing an interfacial buffer layer, which is compositionally homogeneous to the channel to better align work functions between channel and metallization without a significant fabrication complexity and harsh treatment conditions. Photoelectron spectroscopic measurements reveal that the conducting IZO buffer, of which the work function (Φ) is 4.37 eV, relaxes a relatively large Φ difference between channel IZO (Φ=4.81 eV) and Ti (Φ=4.2-4.3 eV) metallization. The buffer is found to lower the energy barrier for charge carriers at the source to reach the effective channel region near the dielectric. In addition, the higher carrier density of the buffer and favorable chemical compatibility with the channel (compositionally the same) further contribute to a significant reduction in specific contact resistance as much as more than 2.5 orders of magnitude. The improved contact and carrier supply performance from the source to the channel lead to an enhanced field effect mobility of up to 56.49 cm2/Vs and a threshold voltage of 1.18 V, compared to 13.41 cm2/Vs and 7.44 V of IZO TFTs without a buffer. The present work is unique in that an approach to lower the potential barrier between the source and the effective channel region (located near the channel/dielectric interface, behaving similar to a buried-channel MOSFET [9]) by introducing a contact buffer layer that enhances the field effect mobility and facilitates carrier supply from the source to the effective channel region.more » « less
-
Abstract While the discovery of two-dimensional (2D) magnets opens the door for fundamental physics and next-generation spintronics, it is technically challenging to achieve the room-temperature ferromagnetic (FM) order in a way compatible with potential device applications. Here, we report the growth and properties of single- and few-layer CrTe 2 , a van der Waals (vdW) material, on bilayer graphene by molecular beam epitaxy (MBE). Intrinsic ferromagnetism with a Curie temperature ( T C ) up to 300 K, an atomic magnetic moment of ~0.21 $${\mu }_{{\rm{B}}}$$ μ B /Cr and perpendicular magnetic anisotropy (PMA) constant ( K u ) of 4.89 × 10 5 erg/cm 3 at room temperature in these few-monolayer films have been unambiguously evidenced by superconducting quantum interference device and X-ray magnetic circular dichroism. This intrinsic ferromagnetism has also been identified by the splitting of majority and minority band dispersions with ~0.2 eV at Г point using angle-resolved photoemission spectroscopy. The FM order is preserved with the film thickness down to a monolayer ( T C ~ 200 K), benefiting from the strong PMA and weak interlayer coupling. The successful MBE growth of 2D FM CrTe 2 films with room-temperature ferromagnetism opens a new avenue for developing large-scale 2D magnet-based spintronics devices.more » « less
-
more » « less
Abstract Van der Waals (vdW) materials are an indispensable part of functional device technology due to their versatile physical properties and ease of exfoliating to the low‐dimensional limit. Among all the compounds investigated so far, the search for magnetic vdW materials has intensified in recent years, fueled by the realization of magnetism in 2D. However, metallic magnetic vdW systems are still uncommon. In addition, they rarely host high‐mobility charge carriers, which is an essential requirement for high‐speed electronic applications. Another shortcoming of 2D magnets is that they are highly air sensitive. Using chemical reasoning, TaCo2Te2is introduced as an air‐stable, high‐mobility, magnetic vdW material. It has a layered structure, which consists of Peierls distorted Co chains and a large vdW gap between the layers. It is found that the bulk crystals can be easily exfoliated and the obtained thin flakes are robust to ambient conditions after 4 months of monitoring using an optical microscope. Signatures of canted antiferromagntic behavior are also observed at low‐temperature. TaCo2Te2shows a metallic character and a large, nonsaturating, anisotropic magnetoresistance. Furthermore, the Hall data and quantum oscillation measurements reveal the presence of both electron‐ and hole‐type carriers and their high mobility.
