Model-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA (Conference Paper) | NSF PAGES

skip to main content

An official website of the United States government Here's how you know

Official websites use .gov

A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS

A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.

Citation Details

Model-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA

Award ID(s):: 1911229

PAR ID:: 10339658

Author(s) / Creator(s):: Zhou, Hongkuan; Zhang, Bingyi; Kannan, Rajgopal; Prasanna, Viktor; Busart, Carl

Date Published:: 2022-01-01

Journal Name:: IEEE International Parallel and Distributed Processing Symposium (IPDPS)

Format(s):: Medium: X

Sponsoring Org:: National Science Foundation

Free Publicly Accessible Full Text
Accepted Manuscript1.0
Conference Paper:
https://doi.org/10.1109/IPDPS53621.2022.00111