An official website of the United States government
Ambipolar dual-gate transistors based on low-dimensional materials, such as graphene, carbon nanotubes, black phosphorus, and certain transition metal dichalcogenides (TMDs), enable reconfigurable logic circuits with a suppressed off-state current. These circuits achieve the same logical output as complementary metal–oxide semiconductor (CMOS) with fewer transistors and offer greater flexibility in design. The primary challenge lies in the cascadability and power consumption of these logic gates with static CMOS-like connections. In this article, high-performance ambipolar dual-gate transistors based on tungsten diselenide (WSe2) are fabricated. A high on–off ratio of 108 and 106, a low off-state current of 100 to 300 fA, a negligible hysteresis, and an ideal subthreshold swing of 62 and 63 mV/dec are measured in the p- and n-type transport, respectively. We demonstrate cascadable and cascaded logic gates using ambipolar TMD transistors with minimal static power consumption, including inverters, XOR, NAND, NOR, and buffers made by cascaded inverters. A thorough study of both the control gate and the polarity gate behavior is conducted. The noise margin of the logic gates is measured and analyzed. The large noise margin enables the implementation of VT-drop circuits, a type of logic with reduced transistor number and simplified circuit design. Finally, the speed performance of the VT-drop and other circuits built by dual-gate devices is qualitatively analyzed. This work makes advancements in the field of ambipolar dual-gate TMD transistors, showing their potential for low-power, high-speed, and more flexible logic circuits.
more »
« less
Reconfigurable Complementary and Combinational Logic Based on Monolithic and Single‐Crystalline Al‐Si Heterostructures
Abstract Metal‐semiconductor heterostructures providing geometrically reproducible and abrupt Schottky nanojunctions are highly anticipated for the realization of emerging electronic technologies. This specifically holds for reconfigurable field‐effect transistors, capable of dynamically altering the operation mode between n‐ or p‐type even during run‐time. Targeting the enhancement of fabrication reproducibility and electrical balancing between operation modes, here a nanoscale Al‐Si‐Al nanowire heterostructure with single elementary, monocrystalline Al leads and sharp Schottky junctions is implemented. Utilizing a three top‐gate architecture, reconfiguration on transistor level is enabled. Having devised symmetric on‐currents as well as threshold voltages for n‐ and p‐type operation as a necessary requirement to exploit complementary reconfigurable circuits, selected implementations of logic gates such as inverters and combinational wired‐AND gates are reported. In this respect, exploiting the advantages of the proposed multi‐gate transistor architecture and offering additional logical inputs, the device functionality can be expanded by transforming a single transistor into a logic gate. Importantly, the demonstrated Al‐Si material system and thereof shown logic gates show high compatibility with state‐of‐the‐art complementary metal‐oxide semiconductor technology. Additionally, exploiting reconfiguration at the device level, this platform may pave the way for future adaptive computing systems with low‐power consumption and reduced footprint, enabling novel circuit paradigms.
more »
« less
- Award ID(s):
- 2121643
- PAR ID:
- 10390612
- Publisher / Repository:
- Wiley Blackwell (John Wiley & Sons)
- Date Published:
- Journal Name:
- Advanced Electronic Materials
- Volume:
- 9
- Issue:
- 1
- ISSN:
- 2199-160X
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract In this work, bottom‐up Al–Si–Al nanowire (NW) heterostructures are presented, which act as a prototype vehicle toward top‐down fabricated nanosheet (NS) and multi‐wire (MW) reconfigurable field‐effect transistors (RFETs). Evaluating the key parameters of these transistors regarding the on‐ and off‐currents as well as threshold voltages for n‐ and p‐type operation exhibit a high degree of symmetry. Most notably also a low device‐to‐device variability is achieved. In this respect, the investigated Al–Si material system reveals its relevance for reconfigurable logic cells obtained from Si NSs. To show the versatility of the proposed devices, this work reports on a combinational wired‐AND gate obtained from a multi‐gate RFET. Additionally, up‐scaling the current is achieved by realizing a MW RFET without compromising reconfigurability. The Al–Si–Al platform has substantial potential to enable complex adaptive and self‐learning combinational and sequential circuits with energy efficient and small footprint computing paradigms as well as for native components for hardware security circuits.more » « less
-
In this work, we investigated vertical transistors with thin MoTe2 channels. The top and bottom contacts are asymmetrically doped under the electrostatic bias from the back gate. Reconfigurable polarity is observed in the vertical transistor under different current directions. Our results demonstrate short channel vertical transistors based on 2D semiconductor MoTe2 and provide a simple way to achieve run-time reconfiguration without additional control gates, which will be helpful to the design of highly-scaled and high-efficient integrated circuits.more » « less
-
Recent technology development of logic devices based on 2-D semiconductors such as MoS2, WS2, and WSe2 has triggered great excitement, paving the way to practical applications. Making low-resistance p-type contacts to 2-D semiconductors remains a critical challenge. The key to addressing this challenge is to find high-work function metallic materials which also introduce minimal metal-induced gap states (MIGSs) at the metal/semiconductor interface. In this work, we perform a systematic computational screening of novel metallic materials and their heterojunctions with monolayer WSe2 based on ab initio density functional theory and quantum device simulations. Two contact strategies, van der Waals (vdW) metallic contact and bulk semimetallic contact, are identified as promising solutions to achieving Schottky-barrier-free and low-contact-resistance p-type contacts for WSe2 p-type field-effect transistor (pFETs). Good candidates of p-type contact materials are found based on our screening criteria, including 1H-NbS2, 1H-TaS2, and 1T-TiS2 in the vdW metal category, as well as Co3Sn2S2 and TaP in the bulk semimetal category. Simulations of these new p-type contact materials suggest reduced MIGS, less Fermi-level pinning effect, negligible Schottky barrier height and small contact resistance (down to 20 Ωμm )more » « less
-
A diode is fabricated using poly(3,4‐ethylenedioxythiophene) doped with poly(styrene sulfonic acid) (PEDOT‐PSS) and n‐doped Si. Using an ionic liquid (IL) gel as the gate dielectric, the diode rectification ratio is tunable up to four orders of magnitude at very low operating voltages. Both p–n and Schottky type diodes are observed in the same device depending on the polarity of the gate voltage. IL‐gated electrostatic/electrochemical doping in PEDOT‐PSS is believed to be responsible for this switch. The turn‐on voltage in the first quadrant of the current–voltage (I–V) curve for the p–n diode is in the range 0.2–0.4 V. The Schottky diode operates in the third quadrant. This is the first report on a tunable diode using an IL to control its operation, and the low operating voltages make these diodes excellent candidates for use in reduced power consumption electronics.more » « less
