An official website of the United States government
A CMOS subthreshold rail-to-rail input-output buffer amplifier suitable for energy harvesting applications is presented, having high gain (A V ) of ∼ 130dB, consuming ultra low currents (I DD ) of ∼ 150nA, and operating with low power supply voltage (V DD ) > ∼ 0.8v. Contributions of this work are the synthesis of the following attributes: First, using a single transistor, the amplifier input stage's tail current is steered between the two PMOSFET input pairs, while one of the PMOSFET pairs is level shifted by a pair of NMOSFET source followers, which keeps the amplifier's input stage transconductance (gm) roughly constant while the inputs span rail-to-rail. Second, to boost folded cascode transconductance amplifier's (FCTA) A V , the proposed plurality of regulated cascode (RGC) current mirrors (CM) utilize a small size auxiliary amplifier, containing the same type and un-scaled FETs as that of the cascoded CMs employed within the FCTA. As such, the boosting of AV is less impeded by the otherwise higher impedance and high capacitance associated with scaled FETs, utilized in most prior art, in the RGC's auxiliary amplifier's signal path. Moreover, the RGC-CM utilizing the same FET, as that of the FCTA's CM, provides more consistency in FCTA's DC, AC, and dynamic response over process and operating condition variations. Third, a buffer driver containing a Minimum Current Selector (MCS) and an inverting current mirror amplifier (ICMA) controls the quiescent current of the inactive output transistors (FETs), while a complementary noninverting current mirror (CNICM) curbs the current waste attributed to monitoring the FET's (external load) currents. The output buffer driver is inherently fast and can work at low VDD, since it operates mainly in current mode. Montecarlo (MC) and worst case (WC) simulations indicate the following specifications are achievable: input voltage range rail to rail; output voltage range ∼ 10mV from the rails; resistive load (RL) 5K ohms capability; unity gain frequency (fu) ∼ 200KHz and phase margin (PM) ∼ 40 degrees; power supply rejection ratio (PSRR) ∼ −90dB; common mode rejection ratio (CMRR) ∼ −110dB; slew rate (SR) ∼ 3V/ 10uS; settling time (ts) ∼ 15uS; size ∼130um/side.
more »
« less
An Artifact-Resilient Neural Recording Front-end with Rail-to-Rail DM and CM Offset Correction
- Award ID(s):
- 2138697
- PAR ID:
- 10495571
- Publisher / Repository:
- IEEE
- Date Published:
- ISBN:
- 978-1-6654-5109-3
- Page Range / eLocation ID:
- 1 to 5
- Format(s):
- Medium: X
- Location:
- Monterey, CA, USA
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
An input-output rail-to-rail buffer amplifier is presented that is low noise, fast, and operates at ultra low currents. The amplifier targets energy harvesting applications that require low cost, high volume, and rugged manufacturing by avoiding use of non-standard device configurations or special processes. The main contributions of this work are: (1) The method of lowering voltage output noise by narrow-banding an amplifier, while introducing a time dependent bias current boost that is triggered by large differential input signals. Narrowbanding an amplifier to reduce its output noise, slows its dynamic response, and this method aims to restore and boost both the amplifier's slew rate and settling time. (2) Amplifier can operate at low VDD of about VGS+2VDS, while running in subthreshold, based in standard 0.18u digital CMOS. (3) PMOSFETs are utilized as inputs, compensation capacitors, and bias resistors in both the amplifier and the boost stages, which helps optimize for yield and lower noise. More importantly, the dynamic response of both the main amplifier and the boost stage being substantially dependent on PMOSFET device parameters, facilitates a smoother dynamic response in and out of boost, over process and operating variations. Based on montecarlo (MC) and worst case (WC) simulations, the following specifications are achievable: voltage output noise (VO nOiSe ) of 10 uv/Hz⁁1/2 at 1KHz, supply current (Idd) ∼ 500 nA; V dd minimum ∼0.6V; rail-to-rail voltage input (V IN ) range and output voltage (V OUT ) range of ∼ +/− 25mv from the rails; output resistor load (R l ) ∼2k Ohms; output capacitor load (C l ) ∼1nF; slew-rate (SR) −/+ ∼ 4/2.5 v/us; settling time (t S ) ∼ 5us to 1%; power supply rejection ratio (PSRR) −/+ ∼ 80dB/85dB, common mode rejection ration (CMRR) ∼ 125dB, unity gain bandwidth (f r ) ∼ 20KHz with phase margin (PM) ∼ 75 degrees; open loop gain (G) ∼ 85dB; preliminary area estimate of ∼ 180 um per side.more » « less
-
An ultra low current and low voltage rail-to-rail input-output class AB amplifier is presented that is based on standard 0.18 micron digital CMOS. Operating under the subthreshold region, the amplifier is capable of running at high speeds, with a supply voltage (V DD ) as low as ∼ 0.6V. The main contributions of this work are: First, a primarily current-mode rail-to-rail output stage is presented that employs Minimum Current Selectors (MCS) which monitor the sink-source currents of the output buffer transistors. Concurrently, Current Feedback Amplifiers (CFA) composed of Inverting Current Mirrors (ICM) regulate the minimum stand-by currents for either the non-sinking or non-sourcing output transistors, while allowing maximum currents to run through the sinking or sourcing transistors. As such, the output stage, in its basic configuration, can deliver a wide dynamic range at high speeds with V DD as low as ∼ V GS +2V DS . Second, a Floating Current Source (FCS) is utilized in the main amplifier that can also operate with V DD as low as ∼ V GS +2V DS . Montecarlo (MC) and worst case (WC) simulation show the following specifications are achievable: V DD minimum ∼ 0.6v; I DD ∼ 330nA; Input range rail-to-rail; offset voltage ∼ 6mV; Output range ∼ 25mV from the rails; open loop gain (Av) ∼ 78dB with unity gain frequency (fu) ∼ 1MHz and phase margin (PM) ∼ 40 degrees; power supply rejection ratio (PSRR) ∼ −83dB; common mode rejection ration (CMRR) ∼ −98dB; Slew rate (SR) ∼ 2V/us; Settling time (ts) ∼ 3uS to ∼ 2mV; rail-to-rail output voltage swing with R L ∼ 5K ohms, and size ∼ 120um/side.more » « less
-
Flash-based storage is replacing disk for an increasing number of data center applications, providing orders of magnitude higher throughput and lower average latency. However, applications also require predictable storage latency. Existing Flash devices fail to provide low tail read latency in the presence of write operations. We propose two novel techniques to address SSD read tail latency, including Redundant Array of Independent LUNs (RAIL) which avoids serialization of reads behind user writes as well as latency-aware hot-cold separation (HC) which improves write throughput while maintaining low tail latency. RAIL leverages the internal parallelism of modern Flash devices and allocates data and parity pages to avoid reads getting stuck behind writes. We implement RAIL in the Linux Kernel as part of the LightNVM Flash translation layer and show that it can reduce read tail latency by 7× at the 99.99th percentile, while reducing relative bandwidth by only 33%.more » « less
-
Abstract We study the asymptotic limit of random pure dimer coverings on rail yard graphs when the mesh sizes of the graphs go to 0. Each pure dimer covering corresponds to a sequence of interlacing partitions starting with an empty partition and ending in an empty partition. Under the assumption that the probability of each dimer covering is proportional to the product of weights of present edges, we obtain the limit shape (law of large numbers) of the rescaled height functions and the convergence of the unrescaled height fluctuations to a diffeomorphic image of the Gaussian free field (Central Limit Theorem), answering a question in [7]. Applications include the limit shape and height fluctuations for pure steep tilings [9] and pyramid partitions [20; 36; 39; 38]. The technique to obtain these results is to analyze a class of Macdonald processes which involve dual partitions as well.more » « less
