skip to main content
US FlagAn official website of the United States government
dot gov icon
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
https lock icon
Secure .gov websites use HTTPS
A lock ( lock ) or https:// means you've safely connected to the .gov website. Share sensitive information only on official, secure websites.
Attention:The NSF Public Access Repository (NSF-PAR) system and access will be unavailable from 7:00 AM ET to 7:30 AM ET on Friday, April 24 due to maintenance. We apologize for the inconvenience.


Title: 8.6 An Integrated Dual-side Series/Parallel Piezoelectric Resonator-based 20-to-2.2V DC-DC Converter Achieving a 310% Loss Reduction
Award ID(s):
2052809
PAR ID:
10522309
Author(s) / Creator(s):
; ;
Publisher / Repository:
IEEE
Date Published:
ISBN:
979-8-3503-0620-0
Page Range / eLocation ID:
364 to 366
Format(s):
Medium: X
Location:
San Francisco, CA, USA
Sponsoring Org:
National Science Foundation
More Like this
  1. Abstract Piezoelectric resonators are becoming attractive alternatives to conventional magnetics in DC-DC converters due to their favorable scaling and manufacturing properties. However, the efficiency and current handling capabilities of baseline piezoelectric resonator-based DC-DC converters degrade at higher voltage conversion ratios due to charge utilization limitations imposed by topological operation. Here we present an Always-Multi-Path Embedded Flying Capacitor Piezoelectric Resonator-based DC-DC converter that uses flying capacitors to add both hybrid multi-path output power delivery features and to reduce the internal charge redistribution losses within the piezoelectric resonator. Specifically, the proposed integrated circuit modifies the optimal voltage conversion of the piezo network from 2:1 to 3:1 while adding a switched-capacitor output network that enables multi-path operation at all times, resulting in a net optimal voltage conversion ratio of 9:1 for the converter, with 4x improved output current. Fabricated in a 180 nm high-voltage CMOS process, the developed chip achieves a peak efficiency of 96.2% at a 48-to-4.8 V conversion ratio. 
    more » « less
  2. null (Ed.)