An official website of the United States government
Abstract As computing resource demands continue to escalate in the face of big data, cloud-connectivity and the internet of things, it has become imperative to develop new low-power, scalable architectures. Neuromorphic photonics, or photonic neural networks, have become a feasible solution for the physical implementation of efficient algorithms directly on-chip. This application is primarily due to the linear nature of light and the scalability of silicon photonics, specifically leveraging the wide-scale complementary metal-oxide-semiconductor manufacturing infrastructure used to fabricate microelectronics chips. Current neuromorphic photonic implementations stem from two paradigms: wavelength coherent and incoherent. Here, we introduce a novel architecture that supports coherent and incoherent operation to increase the capability and capacity of photonic neural networks with a dramatic reduction in footprint compared to previous demonstrations. As a proof-of-principle, we experimentally demonstrate simple addition and subtraction operations on a foundry-fabricated silicon photonic chip. Additionally, we experimentally validate an on-chip network to predict the logical 2 bit gates AND, OR, and XOR to accuracies of 96.8%, 99%, and 98.5%, respectively. This architecture is compatible with highly wavelength parallel sources, enabling massively scalable photonic neural networks.
more »
« less
Radio‐Frequency Linear Analysis and Optimization of Silicon Photonic Neural Networks
Broadband analog signal processors utilizing silicon photonics have demonstrated a significant impact in numerous application spaces, offering unprecedented bandwidths, dynamic range, and tunability. In the past decade, microwave photonic techniques have been applied to neuromorphic processing, resulting in the development of novel photonic neural network architectures. Neuromorphic photonic systems can enable machine learning capabilities at extreme bandwidths and speeds. Herein, low‐quality factor microring resonators are implemented to demonstrate broadband optical weighting. In addition, silicon photonic neural network architectures are critically evaluated, simulated, and optimized from a radio‐frequency performance perspective. This analysis highlights the linear front‐end of the photonic neural network, the effects of linear and nonlinear loss within silicon waveguides, and the impact of electrical preamplification.
more »
« less
- Award ID(s):
- 2128616
- PAR ID:
- 10552088
- Publisher / Repository:
- Advanced Photonics Research
- Date Published:
- Journal Name:
- Advanced Photonics Research
- Volume:
- 5
- Issue:
- 8
- ISSN:
- 2699-9293
- Format(s):
- Medium: X
- Sponsoring Org:
- National Science Foundation
More Like this
-
-
Abstract Neuromorphic photonics has become one of the research forefronts in photonics, with its benefits in low‐latency signal processing and potential in significant energy consumption reduction when compared with digital electronics. With artificial intelligence (AI) computing accelerators in high demand, one of the high‐impact research goals is to build scalable neuromorphic photonic integrated circuits which can accelerate the computing of AI models at high energy efficiency. A complete neuromorphic photonic computing system comprises seven stacks: materials, devices, circuits, microarchitecture, system architecture, algorithms, and applications. Here, we consider microring resonator (MRR)‐based network designs toward building scalable silicon integrated photonic neural networks (PNN), and variations of MRR resonance wavelength from the fabrication process and their impact on PNN scalability. Further, post‐fabrication processing using organic photochromic layers over the silicon platform is shown to be effective for trimming MRR resonance wavelength variation, which can significantly reduce energy consumption from the MRR‐based PNN configuration. Post‐fabrication processing with photochromic materials to compensate for the variation in MRR fabrication will allow a scalable silicon system on a chip without sacrificing today's performance metrics, which will be critical for the commercial viability and volume production of large‐scale silicon photonic circuits.more » « less
-
Abstract Microelectronic computers have encountered challenges in meeting all of today’s demands for information processing. Meeting these demands will require the development of unconventional computers employing alternative processing models and new device physics. Neural network models have come to dominate modern machine learning algorithms, and specialized electronic hardware has been developed to implement them more efficiently. A silicon photonic integration industry promises to bring manufacturing ecosystems normally reserved for microelectronics to photonics. Photonic devices have already found simple analog signal processing niches where electronics cannot provide sufficient bandwidth and reconfigurability. In order to solve more complex information processing problems, they will have to adopt a processing model that generalizes and scales. Neuromorphic photonics aims to map physical models of optoelectronic systems to abstract models of neural networks. It represents a new opportunity for machine information processing on sub-nanosecond timescales, with application to mathematical programming, intelligent radio frequency signal processing, and real-time control. The strategy of neuromorphic engineering is to externalize the risk of developing computational theory alongside hardware. The strategy of remaining compatible with silicon photonics externalizes the risk of platform development. In this perspective article, we provide a rationale for a neuromorphic photonics processor, envisioning its architecture and a compiler. We also discuss how it can be interfaced with a general purpose computer, i.e. a CPU, as a coprocessor to target specific applications. This paper is intended for a wide audience and provides a roadmap for expanding research in the direction of transforming neuromorphic photonics into a viable and useful candidate for accelerating neuromorphic computing.more » « less
-
The modal dispersion of waveguides typically limits integrated photonic devices to operation with a single polarization state. In this work, we propose a generic mode separation technique we call “interferometric mode splitting” (IMS), which enables guided modes to be separated over wide bandwidths with a large extinction ratio. To demonstrate the general principle of IMS, we show that an unmodified thermally driven silicon photonic Fourier transform spectrometer exhibits a polarization-separating effect in the frequency domain, even though only one polarization-insensitive detector is used. Using this effect, we experimentally demonstrate a simple on-chip spectrometer capable of extracting two-polarization spectra over a wide 1480–1630 nm bandwidth with a greater than 20 dB polarization extinction ratio. These specifications would be highly challenging to achieve using existing, conventional on-chip polarization-splitting techniques. Though we focus on this specific realization of IMS, we also show that IMS is general to various on-chip spectrometer architectures, other spatial modes, and technologies other than thermally driven Fourier transform spectrometers. Interferometric mode splitting shows promise as a general approach for robust and fundamentally broadband detection of orthogonal modes in guided-wave sensing.more » « less
-
In pursuit of higher inference accuracy, deep neural network (DNN) models have significantly increased in complexity and size. To overcome the consequent computational challenges, scalable chiplet-based accelerators have been proposed. However, data communication using metallic-based interconnects in these chiplet-based DNN accelerators is becoming a primary obstacle to performance, energy efficiency, and scalability. The photonic interconnects can provide adequate data communication support due to some superior properties like low latency, high bandwidth and energy efficiency, and ease of broadcast communication. In this paper, we propose SPACX: a Silicon Photonics-based Chiplet ACcelerator for DNN inference applications. Specifically, SPACX includes a photonic network design that enables seamless single-chiplet and cross-chiplet broadcast communications, and a tailored dataflow that promotes data broadcast and maximizes parallelism. Furthermore, we explore the broadcast granularities of the photonic network and implications on system performance and energy efficiency. A flexible bandwidth allocation scheme is also proposed to dynamically adjust communication bandwidths for different types of data. Simulation results using several DNN models show that SPACX can achieve 78% and 75% reduction in execution time and energy, respectively, as compared to other state-of-the-art chiplet-based DNN accelerators.more » « less
- Free Publicly Accessible Full Text
-
Accepted Manuscript
- Journal Article:
- https://doi.org/10.1002/adpr.202300306
