- Home
- Search Results
- Page 1 of 1
Search for: All records
-
Total Resources3
- Resource Type
-
00000030000
- More
- Availability
-
30
- Author / Contributor
- Filter by Author / Creator
-
-
Forte, Domenic (3)
-
Tehranipoor, Mark (3)
-
Farahmandi, Farimah (2)
-
Rahman, M Sazadur (2)
-
Asadizanjani, Navid (1)
-
Fazzari, Saverio (1)
-
Gao, Minyan (1)
-
Khalil, Waleed (1)
-
Nahiyan, Adib (1)
-
Plaks, Kenneth (1)
-
Rahman, Fahim (1)
-
Rahman, M. Sazadur (1)
-
Rahman, M. Tanjidur (1)
-
Tajik, Shahin (1)
-
Varshney, Nitin (1)
-
Wang, Huanyu (1)
-
#Tyler Phillips, Kenneth E. (0)
-
#Willis, Ciara (0)
-
& Abreu-Ramos, E. D. (0)
-
& Abramson, C. I. (0)
-
- Filter by Editor
-
-
& Spizer, S. M. (0)
-
& . Spizer, S. (0)
-
& Ahn, J. (0)
-
& Bateiha, S. (0)
-
& Bosch, N. (0)
-
& Brennan K. (0)
-
& Brennan, K. (0)
-
& Chen, B. (0)
-
& Chen, Bodong (0)
-
& Drown, S. (0)
-
& Ferretti, F. (0)
-
& Higgins, A. (0)
-
& J. Peters (0)
-
& Kali, Y. (0)
-
& Ruiz-Arias, P.M. (0)
-
& S. Spitzer (0)
-
& Sahin. I. (0)
-
& Spitzer, S. (0)
-
& Spitzer, S.M. (0)
-
(submitted - in Review for IEEE ICASSP-2024) (0)
-
-
Have feedback or suggestions for a way to improve these results?
!
Note: When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher.
Some full text articles may not yet be available without a charge during the embargo (administrative interval).
What is a DOI Number?
Some links on this page may take you to non-federal websites. Their policies may differ from this site.
-
Rahman, M Sazadur ; Nahiyan, Adib ; Rahman, Fahim ; Fazzari, Saverio ; Plaks, Kenneth ; Farahmandi, Farimah ; Forte, Domenic ; Tehranipoor, Mark ( , ACM Transactions on Design Automation of Electronic Systems)Logic locking has emerged as a promising solution to protect integrated circuits against piracy and tampering. However, the security provided by existing logic locking techniques is often thwarted by Boolean satisfiability (SAT)-based oracle-guided attacks. Criteria for successful SAT attacks on locked circuits include: (i) the circuit under attack is fully combinational, or (ii) the attacker has scan chain access. To address the threat posed by SAT-based attacks, we adopt the dynamically obfuscated scan chain (DOSC) architecture and illustrate its resiliency against the SAT attacks when inserted into the scan chain of an obfuscated design. We demonstrate, both mathematically and experimentally, that DOSC exponentially increases the resiliency against key extraction by SAT attack and its variants. Our results show that the mathematical estimation of attack complexity correlates to the experimental results with an accuracy of 95% or better. Along with the formal proof, we model DOSC architecture to its equivalent combinational circuit and perform SAT attack to evaluate its resiliency empirically. Our experiments demonstrate that SAT attack on DOSC-inserted benchmark circuits timeout at minimal test time overhead, and while DOSC requires less than 1% area and power overhead.more » « less
-
Rahman, M. Tanjidur ; Rahman, M. Sazadur ; Wang, Huanyu ; Tajik, Shahin ; Khalil, Waleed ; Farahmandi, Farimah ; Forte, Domenic ; Asadizanjani, Navid ; Tehranipoor, Mark ( , Integration)