- Home
- Search Results
- Page 1 of 1
Search for: All records
-
Total Resources3
- Resource Type
-
0003000000000000
- More
- Availability
-
12
- Author / Contributor
- Filter by Author / Creator
-
-
Chhabria, Vidya A (2)
-
Sapatnekar, Sachin S (2)
-
Sudarshan, Chetan Choppali (2)
-
Chakrabarti, C (1)
-
Chakrabarti, Chaitali (1)
-
Chhabria, VA (1)
-
Haque, E (1)
-
Haque, Emad (1)
-
Harjani, R (1)
-
Harjani, Ramesh (1)
-
Matkar, Nikhil (1)
-
Nalla, P (1)
-
Nalla, Pragnya (1)
-
Sapatnekar, SS (1)
-
Sudarshan, CC (1)
-
Vrudhula, Sarma (1)
-
Yogi, D (1)
-
Yogi, Divya (1)
-
Zhang, H (1)
-
Zhang, Hangyu (1)
-
- Filter by Editor
-
-
& Spizer, S. M. (0)
-
& . Spizer, S. (0)
-
& Ahn, J. (0)
-
& Bateiha, S. (0)
-
& Bosch, N. (0)
-
& Brennan K. (0)
-
& Brennan, K. (0)
-
& Chen, B. (0)
-
& Chen, Bodong (0)
-
& Drown, S. (0)
-
& Ferretti, F. (0)
-
& Higgins, A. (0)
-
& J. Peters (0)
-
& Kali, Y. (0)
-
& Ruiz-Arias, P.M. (0)
-
& S. Spitzer (0)
-
& Sahin. I. (0)
-
& Spitzer, S. (0)
-
& Spitzer, S.M. (0)
-
(submitted - in Review for IEEE ICASSP-2024) (0)
-
-
Have feedback or suggestions for a way to improve these results?
!
Note: When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher.
Some full text articles may not yet be available without a charge during the embargo (administrative interval).
What is a DOI Number?
Some links on this page may take you to non-federal websites. Their policies may differ from this site.
-
The advent of heterogeneous integration (HI) places new demands on EDA tooling. Building large systems requires (1) methods for chiplet disaggregation that map the system to smaller chiplets, working in conjunction with system-technology co-optimization to determine the right design decisions that optimize computation and communication, together with the choice of substrate and chiplet technologies; (2) multiphysics and multiscale analyses that incorporate thermomechanical aspects into performance analysis, ranging from fast machine-learning- driven analyses in early stages to signoff-quality multiphysics-based analysis; (3) physical design techniques for placing and routing chiplets and embedded active/passive elements on and within the substrate, including the design of thermal and power delivery solutions; and (4) underlying infrastructure required to facilitate HI-based design, including the design and characterization of chiplet libraries and the establishment of data formats and standards. This paper overviews these issues and lays out a set of EDA needs for HI designs.more » « lessFree, publicly-accessible full text available June 22, 2026
-
Haque, Emad; Nalla, Pragnya; Sudarshan, Chetan Choppali; Yogi, Divya; Zhang, Hangyu; Chakrabarti, Chaitali; Chhabria, Vidya A; Harjani, Ramesh; Zhang, Jeff; Sapatnekar, Sachin S (, IEEE)Free, publicly-accessible full text available June 22, 2026
-
Sudarshan, Chetan Choppali; Matkar, Nikhil; Vrudhula, Sarma; Sapatnekar, Sachin S; Chhabria, Vidya A (, IEEE)
An official website of the United States government
