Scaling Up Parallel Computation of Tiled QR Factorizations by a Distributed Scheduling Runtime System and Analytical Modeling

Weijian Zheng, Fengguang Song  
*Indiana University-Purdue University Indianapolis,  
723 W. Michigan St, Indianapolis, Indiana 46202, USA  
{wz26, fgsong}@iupui.edu*

Lan Lin  
*Ball State University,  
2000 W. University Ave, Muncie, Indiana 47306, USA  
lin4@bsu.edu*

Zizhong Chen  
*University of California at Riverside,  
900 University Ave, Riverside, California 92521, USA  
chen@cs.ucr.edu*

ABSTRACT

Implementing parallel software for QR factorizations to achieve scalable performance on massively parallel manycore systems requires a comprehensive design that includes algorithm redesign, efficient runtime systems, synchronization and communication reduction, and analytical performance modeling. This paper presents a piece of tiled communication-avoiding QR factorization software that is able to scale efficiently for matrices with general dimensions. We design a tiled communication-avoiding QR factorization algorithm and implement it with a fully distributed dynamic scheduling runtime system to minimize both synchronization and communication. The whole class of communication-avoiding QR factorization algorithms uses an important parameter of $D$ (i.e., the number of domains), whose best solution is still unknown so far and requires manual tuning and empirical searching to find it. To that end, we introduce a simplified analytical performance model to determine an optimal number of domains $D^*$. The experimental results show that our new parallel implementation is faster than a state-of-the-art multicore-based numerical library by up to 30%, and faster than ScaLAPACK by up to 30 times with thousands of CPU cores. Furthermore, using the new analytical model to predict an optimal number of domains is as competitive as exhaustive searching, and exhibits an average performance difference of 1%.

*Keywords*: High performance computing; numerical libraries; analytical performance modeling

1. Introduction

QR factorization has been offered by a variety of numerical libraries because it can be used to not only solve scientific and engineering problems such as linear
systems and least-squares problems, but also solve big data analytics problems such as linear regression problems, low-rank factorization data analysis, and production function modeling, as well as assessing the conditioning of these problems [1–3]. QR factorization of an $m \times n$ matrix $A$ takes the form of $A = QR$, where $Q$ is an $m \times m$ orthogonal matrix, and $R (=Q^TA)$ is an upper triangular matrix with zeros below its diagonal. Since QR factorization is a fundamental kernel for many important scientific, engineering, and big data analytics applications, a more scalable QR factorization library will accelerate a wide range of domain applications.

Today’s most widely used parallel algorithm to solve QR factorizations is the block QR factorization algorithm adopted by LAPACK [4] and ScaLAPACK [5,6], as illustrated in Figure 1. Matrix $A$ is divided into a thin panel (i.e., $A_{11}$) of dimension $M \times NB$, a block of rows $A_{12}$, and a trailing submatrix $A_{22}$. The block algorithm first applies level 1 PBLAS subroutines to the panel (i.e., $A_{11}$), next it forms the triangular factor from the panel, finally it uses level 3 PBLAS to factor $A_{12}$ and update $A_{22}$. However, the block algorithm does not scale well for tall and skinny matrices (i.e., matrices whose number of rows is much bigger than the number of columns).

To improve the library’s performance to solve tall and skinny matrices, James Demmel et al. designed the Communication-Avoiding QR factorization (CAQR) algorithm [7–9]. As explained in Figure 2, CAQR computes a set of faster level 3 BLAS operations, instead of computing a sequence of slow column-by-column level 1 BLAS operations in the panel as used by ScaLAPACK. Then it merges the output of the level 3 BLAS operations to get the final factor $R$. Not only does the algorithm convert level 1 BLAS to level 3 BLAS, but also it significantly reduces the number of communication messages.

However, generally there may be many different approaches to implementing a theoretical algorithm. In this paper, we design and develop a distributed-memory tiled CAQR algorithm that aims to reduce not only communication but also synchronizations. Our previous work [10] provided its first implementation but only performed well on tall and skinny matrices. This paper will extend the work, and provide a complete solution. Basically, distributed tiled CAQR factorization can be regarded as a combination of CAQR and tiled QR factorization. We describe the idea briefly here. Suppose an $m \times n$ matrix consists of $m_b \times n_b$ tiles, and $b$ is the...
tile size for which \( m_b = \frac{m}{b} \) and \( n_b = \frac{n}{b} \), our algorithm partitions \( m \) rows into \( D \) blocks or groups: \( A = [A_1; A_2; \ldots; A_D] \), where \( A_i \) is of dimension \( \frac{m}{b} \times n \) and is called “domain \( i \).” A tile-represented matrix \( A \) that is divided into \( D \) horizontal domains can be expressed as follows:

\[
A = \begin{pmatrix}
A_{1,1} & A_{1,2} & \cdots & A_{1,n_b} \\
A_{m_b+1,1} & A_{m_b+1,2} & \cdots & A_{m_b+1,n_b} \\
A_{2m_b+1,1} & A_{2m_b+1,2} & \cdots & A_{2m_b+1,n_b} \\
\vdots & \vdots & \ddots & \vdots \\
A_{Dm_b,1} & A_{Dm_b,2} & \cdots & A_{Dm_b,n_b}
\end{pmatrix},
\]

where \( A_{i,j} \) is a tile of size \( b \times b \). At the beginning, all the domains start to execute the tiled QR factorization on the first panel and the associated updates concurrently. There is no data dependency between different domains. After the tiled QR factorization within each domain is finished, each domain \( d \) gets a \( b \times b \) upper triangular factor \( \hat{R}_d \) located at \( A(d-1)\times\frac{m}{b}+1,1 \). Next, CAQR factorization performs a reduction among all the \( \hat{R}_d \)'s, where \( d \in \{1, \ldots, D\} \). The output of the reduction is the final factor of \( R_{1,1} \). Then the final \( R_{1,1} \) will be applied to the first row \( \{A_{1,2}, \ldots, A_{1,n_b}\} \) to compute the final result of \( \{R_{1,2}, \ldots, R_{1,n_b}\} \).

We have implemented a library called “scalable universal communication-avoiding QR factorization” (suCAQR) to support the distributed tiled CAQR algorithm. This library implementation has the advantages of being simple (e.g., a simplified design), generic (e.g., suitable for matrices of any shapes), and scalable. The suCAQR implementation uses the following optimizations for all matrix shapes: (1) suCAQR uses a communication-avoiding algorithm to the logical cyclic distribution to achieve load balancing while using a tiled algorithm to the physical contiguous distribution to minimize communications; (2) suCAQR uses a fully distributed dynamic scheduling runtime system to support efficient synchronization-reducing executions and communication hiding; (3) The new software design maintains a good tradeoff between the degree of parallelism and the number of fastest kernels for matrices of different shapes by using an appropriate number of domains; And (4) the software introduces an analytical performance model to automatically determine an optimal number of domains without any searching or empirical tuning.

2. Related Work

Morven Gentleman introduced for sparse matrices [11] the approach of splitting a matrix into submatrices allowing the reduction to be done independently and recursively for the submatrices. Then, Pothen and Raghavan [12] developed the idea of parallelizing the factorization of a panel by implementing distributed orthogonal factorizations using Householder and Givens algorithms. Their approach divides the
columns into \( P \) subcolumns (where \( P \) is the number of processors) and performs factorizations locally from which the final triangular factors are merged. Based on Pothen and Raghavan’s work, Demmel et al. [7] proposed a class of algorithms using parallel panel factorizations, which are named communication-avoiding algorithms.

Later on, more communication-avoiding algorithms have been designed and developed for a variety of applications. Yelick et al. developed a shared-memory communication avoiding GMRES solver [13]. Khabou et al. designed a communication avoiding LU factorization version with panel rank revealing pivoting [14]. Our previous work designed a distributed-memory CAQR for multicore cluster systems [10], but it did not scale well on square matrices. In this work, we design and implement a new parallel \textit{suCAQR} library to support matrices of any shapes, and augment it with an analytical model. DPLASMA [15] has implemented a CAQR algorithm, but it is built on a different runtime system and requires more parameter tuning efforts than our implementation. For instance, \textit{suCAQR} does not require empirical tuning of an optimal tree and searching for an optimal number of domains, thanks to a simplified algorithm design and an embedded analytical performance model.

3. The Parallel \textit{suCAQR} Algorithm

This section introduces the data structure we use to store the matrix, and the algorithm design and pseudocode of \textit{suCAQR}.

Given a matrix, we divide it into square blocks (also known as \textit{tiles}). Each tile is stored in a contiguous memory block. For an input matrix with \( m_b \times n_b \) tiles, \textit{suCAQR} allocates a 2-D \( m_b \times n_b \) array of pointers, each of which points to a contiguous memory block that stores a single tile.

In our \textit{task parallelism} implementation, every computational task takes as input several individual tiles (i.e., the basic unit) and computes new output.

Before the real computation starts, the input matrix is distributed across different processes in a static way. Also, we choose to use the simple block cyclic distribution method in our implementation.

3.1. \textit{Computation Tasks in the Algorithm}

Assuming a matrix has \( m_b \times n_b \) tiles, the algorithm will execute \( n_b \) iterations (as shown in Algorithm 1). In each iteration, there are two phases of computations: 1) Every process performs a local factorization independently; Then 2) Processes perform a parallel reduction to merge partial results computed by Phase 1 to get the final result. Details of the two phases are described as follows.

\textbf{Phase 1:} In the first phase (lines 3–9 in Algorithm 1), every process computes its beginning row that has not gotten the final result in the local data layout (i.e., a number of tile rows stored locally). Next, each process computes a local CAQR factorization on its local matrix, which spans from the beginning row to the last local row. The two subroutines used by Phase 1 are introduced as follows:
Algorithm 1 Parallel suCAQR Algorithm

1: suCAQR(A, m_b, n_b, P, D)
2: for each tile column k ← 0 to n_b-1 do
3:   ▷ Phase 1: local CAQR factorization in each process
4:      for each process pid ← 0 to P-1 do
5:         phys_1st_row ← get_first_row_position(k, B, P, pid);
6:         if (phys_1st_row < \lfloor m_b/P \rfloor) then
7:            local_caqr(A,phys_1st_row, k, B, m_b, n_b, P,pid,D);
8:      end if
9:   end for
10:  ▷ Phase 2: binary-tree merge among processes
11:     root_pid ← \lfloor k/B \rfloor \mod P;
12:     num_active_procs ← \lceil (m_b - k)/B \rceil;
13:     if (num_active_procs ≥ P) then
14:        num_active_procs ← P;
15:     end if
16:     for (hgt ← 1 to \lceil \log_2 \text{num_active_procs} \rceil) do
17:        d_1 ← 0; d_2 ← 0+2^{hgt-1};
18:        while (d_2 < num_active_procs) do
19:           p_1 ← (d_1+root_pid)%P;
20:           p_2 ← (d_2+root_pid)%P;
21:           i_1 ← get_first_row_position(k, B, P, p_1);
22:           i_2 ← get_first_row_position(k, B, P, p_2);
23:           merge_two_rows(A, i_1, i_2, p_1, p_2, k, B, m_b, n_b, P);
24:          d_1 ← 2^{hgt}; d_2 ← 2^{hgt};
25:        end while
26:     end for
27: end for

- get_first_row_position: This function tries to find the current process’s first row location in the process’s local data layout. Given a column index k, it first decides which process the tile [k,k] belongs (this special process is deemed the root process). Based on the relative position of the current process to the root process (e.g., above, same, below), the current process’s first row that has not computed the final result will be decided adaptively according to the relative positions (i.e., either above, same, or below).

- local_caqr (in Algorithm 2): It calls six computational kernels, which are dgeqrt, dormqr, dsqrt, dtssmqr, dtqrt, and dttssmqr. The mathematical details of the kernels can be referred to our previous work [10]. To make it easier to understand, we use the notations of QR1, UP1 (stands for update), QR2, UP2, Merge, and MergeUpdate to represent the six kernels correspondingly. The local CAQR factorization will be applied to the submatrix whose local rows are between phys_1st_row and the (m_b/P)-th row, and whose columns are between the k-th column and the n_b-th column.

The local submatrix can be partitioned into D domains of rows. The parameter D is an argument passed to the solver, which can vary from one to the number of rows per process. Local CAQR first computes a partial result for each domain, and then summarizes the results by using a local
Algorithm 2 Local CAQR Factorization

1: `local_caqr(A, phys_1st_row, k, B, m_b, n_b, P, pid, D)`
2: `ds ← ⌈m_b/P/D⌉ / rows per domain*/`
3:▷ step 1: do local factorization for each domain
4: for each domain d ← 0 to D-1 do
5: `1st_row ← phys_1st_row + d*rows_per_domain`
6: `R[1st_row,k], V[1st_row,k], T[1st_row,k] ← dgeqrt(A[1st_row,k]);`
7: for j ← k+1 to n_b-1 do
8: `A[1st_row,j] ← dormqr(V[1st_row,k],T[1st_row,k],A[1st_row,j]);`
9: end for
10: for i ← 1st_row+1 to b_m_b = P-1 do
11: `R[i,k], V[i,k], T[i,k] ← dtssqrt(A[1st_row,k],A[i,k]);`
12: end for
13: for i ← 1st_row+1 to 1st_row + b_m_b = P=D-1 do
14: for j ← k+1 to n_b-1 do
15: `R[1st_row,j], A[i,j] ← dtssasmqr(V[i,k],T[i,k], R[1st_row,j],A[i,j]);`
16: end for
17: end for
18: end for
19:▷ step 2: merge results from the D local domains
20: root_domain ← ⌈phys_1st_row/ds⌉;
21: for (hgt ← 1 to ⌈log_2(D - root_domain)⌉) do
22: `d_1 ← root_domain; d_2 ← d_1 + 2^hgt-1;`
23: while (d_2 < D) do;
24: `i_1 ← d_1 × ds;`
25: `i_2 ← d_2 × ds;`
26: if (d_1 = root_domain) then
27: `i_1 ← phys_1st_row;`
28: end if
29: `merge_two_rows(A, i_1, i_2, pid, k, B ,m_b, P);`
30: `d_1 += 2^hgt; d_2 += 2^hgt;`
31: end while
32: end for
33: binary-tree merge. The computations from the D domains can be executed in an embarrassingly parallel way. Section 5 will introduce how to determine an optimal number of domains D*.

Phase 2: In the second phase (lines 10–26 in Algorithm 1), a global binary-tree reduction computation is conducted by a set of processes in parallel. The algorithm first decides the root of the parallel reduction tree, which changes dynamically in a block-cyclic manner. Next, it decides which processes are involved in the trailing submatrix (lines 12–15). We refer to the involved processes as active processes. Only the active processes will participate in the global binary-tree reduction, to which each process contributes one row of tiles. The binary tree is among processes, and has a height of ⌈log_2(ActiveProcesse)⌉.
Algorithm 3 Merge Partial Results from Two Block Rows

merge_two_rows(A, i1, i2, p1, p2, k, B, n_b, P)

Input: i1 and i2 are the physical row indices
logic_i1 ← physical_2_logical[i1, B, P, p1];
logic_i2 ← physical_2_logical[i2, B, P, p2];
R[logic_i1,k], V[logic_i2,k], T[logic_i2,k]
← dtqrt (R[logic_i1,k],R[logic_i2,k]);
for j ← k+1 to n_b-1 do
    A[logic_i1,j], A[logic_i2,j] ← dtssmor (V[logic_i2,k],
        T[logic_i2,k],A[logic_i1,j],A[logic_i2,j]);
end for

The subroutine of merge_two_rows (in Algorithm 3) is responsible for merging the partial results from two processes. It merges the i_1-th row of process p_1, and the i_2-th row of process p_2 to obtain an intermediate result. merge_two_rows is called by both Algorithm 2 as a local operation, and Algorithm 1 as a distributed operation. A runtime system can detect whether the task is a local operation or a global operation, and use shared memory or message passing to compute the task automatically at runtime.

The merge subroutine needs the following physical_2_logical function to translate a row index, from a physical contiguous data layout to a logical block cyclic data layout, in order to to find out where a process’s local row is located in a global logical cyclic view.

```c
int physical_2_logical(i, B, P, pid)
Input: physical row number i, group size B, P processes.
cycle_size ← B×P; /*#rows per cycle*/
/*number of logical rows before the i-th physical row*/
begin_row ← i/B × cycle_size;
return (begin_row+pid×B+B)%B;
```

4. A Distributed Scheduling Runtime System

We have implemented the parallel suCAQR algorithm by extending a task scheduling runtime system TBLAS [16, 17]. The TBLAS runtime system can support distributed dynamic directed acyclic graph (DAG) scheduling on distributed systems with multicore compute nodes. Given an input matrix, its data is distributed across different compute nodes (see Figure 3). The corresponding task graph is also implicitly partitioned into different compute nodes. That is, every task has a home compute node and is executed by any CPU core on the home compute node. From a high level standpoint, every compute node is executing a runtime system instance which collaborate with each other to solve the same single problem in parallel. The data dependency correctness is also guaranteed by following a distributed computing protocol [18].
To utilize the TBLAS runtime system, we create six types of tasks: QR1, QR2, UP1, UP2, Merge, and Merge Update. Each type of task takes multiple tiles as input and writes new result to the output tiles. To execute the program, we launch a number of MPI processes on different multicore compute nodes. Every MPI process is managed by one instance of TBLAS runtime system. The runtime systems coordinate with each other to solve data dependencies, dispatch tasks, and send the output of a parent task to its children tasks which are waiting for their input.

The design of the runtime system running on each multicore compute node is shown in Figure 4. It consists of three types of threads: task-generation thread, task-computing thread, and communication thread. The task-generation thread executes a sequential task-based program and generates fine-grain tasks to fill in a number of priority-based task queues. Whenever becoming idle, a compute thread picks up a ready task from the ready task queue and executes it. The communication thread is responsible for sending and receiving data between a parent task and its children to satisfy the data dependency requirement. The TBLAS runtime system does not require constructing a task graph by users in advance or require a new compiler; instead it can automatically resolve data dependencies at runtime among all distributed compute nodes.

The new suCAQR tasks are scheduled based on their priorities. In our extended runtime system, the binary-tree Merge tasks have the highest priority. At iteration $i$, the tasks located between the $i$-th column and the $(i+d)$-th column have the second highest priority given a lookahead depth of $d$. The remaining tasks have a regular priority. Also, all the suCAQR tasks’ input and output tiles are indexed by a logical layout to facilitate solving data dependencies. When executing the task, its input/output tiles will be converted to the local data layout to read/write data.

When the task-based suCAQR program is being executed, the frontier of the

---

**Fig. 3.** A high level view of the distributed suCAQR software.

**Fig. 4.** The runtime system on each compute node.
DAG is unrolled dynamically by the runtime system. The size of the active frontier is controlled by a task window size. Each runtime system has its own execution point, which follows the data-availability path to reach a different place in the DAG.

Figure 5 shows an example of the DAG for a suCAQR execution, where three processes execute from the left to the right, and communicate with each other for very few times only when necessary. Also, there are no global synchronizations. Similar ideas have been applied to solve conjugate gradient problems asynchronously [19, 20].

![DAG diagram]

Fig. 5. A DAG execution for the parallel suCAQR algorithm using 3 processes.

5. Analytical Model to Determine an Optimal Number of Domains

As listed in Algorithm 2, each process requires a number of \( D \) domains of data to compute. However, \( D \) could be any number between one and \( \frac{m_b}{P} \), where \( D = \frac{m_b}{P} \) means that every block row is a domain. The problem we target is how to decide an optimal number of domains directly without trying all the possibilities of \( D \). This section introduces an analytical model to determine an optimal number of domains.

5.1. Effect of Domains, Our Observations, and Analysis

We reveal that the number of domains has a significant impact on the overall program performance. For instance, in Figure 7. (a), a different value of \( D \) leads to distinct performance on the same input size (e.g., 128 block rows and an increasing number of block columns). Each line in the figure represents the performance a specific \( D \), where \( D \) is between one and 32. As an example, for an input matrix of size \( 128 \times 8 \) blocks, \( D = 1 \) is 230% slower than \( D = 8 \) on 64 CPU cores. Hence, determining an optimal number of domains is critical to program performance.

In order to search for an optimal number of domains, we analyze the algorithm and give the following insights into the problem:

1. Within each domain, the degree of task parallelism is decided by the number of block columns assuming a matrix has \( m_b \times n_b \) blocks. That is, there are \( n_b - k \) parallel tasks in the \( k \)-th iteration. Note that there is no parallelism between different block rows that belong to the same domain.
When \(n_b\) is much larger than the number of threads per process (e.g., \(T\) threads), using one domain will achieve the minimum number of operations and maximum number of higher-performance UP2 tasks, hence leading to the best performance. We used PAPI to measure the total number of floating point operations when we increase the number of domains. The PAPI measurement of number of floating point operations (#flops) is shown in Figure 6. As \(D\) increases from one to 32, the number of flops increases accordingly. This result empirically proves that a larger \(D\) increases the number of operations.

(3) When \(D\) is increased, the degree of task parallelism within each process will be increased by \(D\) times correspondingly because all the \(D\) domains can be executed in parallel. However, when \(D\) increases too much, the number of the fastest UP2 tasks will decrease (replaced by the slower Merge and MergeUpdate tasks) and the number of operations will increase, so that the overall performance starts to drop instead. Therefore, we have to find a good tradeoff to choose between a large \(D\) and a small \(D\).

5.2. The Analytical Performance Model

Based on the above analysis, we build a new analytical performance model to determine the optimal number of domains.

First, it is important to have more tasks than the number of CPU cores at any time on manycore systems. Otherwise, CPU cores will become idle due to the lack of tasks to compute.

Hence, to achieve high performance, we require the degree of task parallelism within a multi-threaded process must be greater than the number of threads per process \((T)\) to make fully use of all CPU cores. We use one process per compute node. Assuming a process has \(n_b\) block columns and \(D\) domains, the process can have up to \(n_b \times D\) independent tasks. This desired condition of sufficient task parallelism degree can be expressed as follows:

\[
\text{degree}_{\text{parallel}} = n_b \times D \geq c \times T \implies D \geq \left\lceil \frac{c \times T}{n_b} \right\rceil
\]
In the above formula, \( c \) is a simple coefficient and is set to 4 based on our collected performance data. The formula has a special boundary case: when \( n_b = c \times T \), \( D \) will always satisfy the condition of sufficient task parallelism degree because \( D \) is at least equal to 1. In other words, as long as \( n_b \geq c \times T \), using one domain can satisfy the condition and produce the best performance, regardless of the matrix shape being skinny or square.

On the other hand, \( n_b \) may become smaller and smaller and eventually \( D = 1 \) cannot satisfy the condition. In such a situation, we need to make \( D \) bigger and bigger to compensate for the diminishing degree of task parallelism. However, if \( n_b \) is too small (e.g., only 2 or 3 columns), we require \( D = T \) to let \( T \) threads compute \( T \) domains in an embarrassingly parallel way. The reason we do not make \( D > T \) is the following. Aggressively creating unnecessarily more domains than the number of threads per process will slow down the performance due to: 1) an increased number of floating point operations; 2) lesser fast UP2 tasks; and 3) an increase in the working set from more irregular cross-domain merges.

Our final analytical model is defined as follows:

\[
D^* = \begin{cases} 
\left\lceil \frac{c \times T}{n_b} \right\rceil & \text{if } n_b \geq c \\
\min\{T, \frac{m_b}{T}\} & \text{if } n_b < c, \text{ where } c = 4.
\end{cases}
\]

Next, we performed two experiments to verify the analytical model. Figure 7.a shows the actual performance using different numbers of domains. Each \( D \) has a distinct line. Also, there is a special line showing the performance of using the predicted \( D^* \) derived from the analytical model. We execute 4 processes and each process consists of 16 threads. The input matrix size goes from \( 128 \times 1 \) blocks to \( 128 \times 128 \) blocks. For each matrix, we use all possible numbers of domains and collect their performance. From the data, we can see that the model-based prediction (\( D^* \))
closely matches the actual best number of domains among all possibilities. Note that the line of $D^*$ is directly calculated using the analytical model.

In the second experiment, we take the same matrix size of $128 \times 16$ blocks but change the number of threads per process from one to 32. As shown in Figure 7.b, the model-based prediction again coincides with the actual best number of domains. We also did a set of large-scale experiments to verify the analytical model’s predictions. The large-scale experimental results are presented in the next Section 6.

6. Experimental Results

In this section, we compare $suCAQR$ with ScaLAPACK and DPLASMA [15] on two different HPC systems. ScaLAPACK is a de facto standard MPI-based linear algebra library for distributed memory systems, and DPLASMA is a newer linear algebra library for distributed multicore systems. We conduct experiments on the Big Red II Cray XE6/XK7 supercomputer [21] at Indiana University, and the Comet supercomputer at San Diego Supercomputing Center [22]. On Big Red II, each compute node has 32 CPU cores and 64 GB of memory, and runs a Cray Linux OS. On Comet, each compute node has 24 CPU cores and 128 GB of memory, and is connected with an Infiniband network.

6.1. Performance Evaluation

We conduct experiments to measure the weak scalability performance of different libraries. In the experiments, whenever we double the number of CPU cores, we also double the total amount of computation accordingly. The number of matrix elements per CPU core is kept as a constant in each experiment. Weak scalability is often used to measure a program’s capability to solve larger problems when a user has access to more computing resources.

On Big Red II [21]: Figure 8 shows the measured performance of $G$lops Per Core on Big Red II using 1 to 1,024 CPU cores. There are three subfigures. They correspond to three different matrix shapes, ranging from extremely tall&skinny matrices, matrices whose rows are four times as many as columns, to square matrices. Overall from the three subfigures, we can see that $suCAQR$ provide better performance than DPLASMA. In particular, in subfigure $a$, $suCAQR$ is 15% faster than DPLASMA on 1,024 cores. In subfigure $b$, $suCAQR$ is 30% faster than DPLASMA on 1,024 cores. And in subfigure $c$, when the matrix is square, $suCAQR$ is 11% faster. In comparison with ScaLAPACK, the $suCAQR$ program is 30 times and 30% faster, as shown in subfigures $a$ and $b$, respectively. However, ScaLAPACK provides the best performance — $suCAQR$ is comparable to it — when solving square matrices as displayed in subfigure $c$.

On Comet [22]: We did weak scalability experiments using up to 1,536 CPU cores on the Comet system. Figure 9.a shows that $suCAQR$ is faster than DPLASMA by up to 25% from 1 to 12 cores; then becomes similar to DPLASMA after 24 cores. The performance drop from 12 to 24 cores is due to the fact that each Comet
compute node has two 12-core sockets and two NUMA memory nodes, and the slow
NUMA memory accesses decrease the overall performance. From Figure 9.b, we can
see that suCAQR is faster than DPLASMA by up to 32% from 1 to 24 cores, then
continues to be faster than DPLASMA by up to 26% from 48 to 1536 cores. In
Figure 9.c, suCAQR outperforms both DPLASMA and ScaLAPACK. But none of
them can attain a constant Gflops-per-core performance. We believe the reason is
related to the characteristics of computer system balance. That is, Comet’s compute
node is twice faster than Big Red II’s compute node, but its network performance is
relatively less than Cray’s Gemini interconnect so that the communication time is
hard to hide and dominates the total execution time.

6.2. Evaluation of Analytical Modeling: Strong Scalability

We run large scale experiments to verify whether our analytical model can find
the best number of domains or not. For the experiments, we compare the model
predicted optimal number of domains (i.e., $D^*$) to the empirically searched best
number of domains (i.e., $D^{**}$).

We first use a set of strong scalability experiments to verify the analytical model.
The next section will use a set of weak scalability experiments to verify the model.
Table 1 shows the performance differences between using the predicted $D^*$ and the
empirically searched $D^{**}$ on Big Red II. As shown in the table, there are four groups
of experiments with distinct matrix shapes: 1) extremely tall and skinny matrices,
2) matrices whose rows are 16 times as many as columns, 3) matrices whose rows
are 4 times as many as columns, and 4) square matrices.
Table 1. Analytical modeling for strong scalability experiments on BigRedII.

<table>
<thead>
<tr>
<th>#Cores</th>
<th>D*</th>
<th>D**</th>
<th>perf of D*</th>
<th>perf of D**</th>
<th>#Cores = 1</th>
<th>perf of D*</th>
<th>perf of D**</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>10.4 Gflops</td>
<td>10.4 Gflops</td>
<td>1</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>1</td>
<td>12.1</td>
<td>12.9</td>
<td>1</td>
<td>14.6</td>
<td>14.6</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>2</td>
<td>23.9</td>
<td>24</td>
<td>1</td>
<td>27.3</td>
<td>27.3</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>16</td>
<td>44.3</td>
<td>14.3</td>
<td>2</td>
<td>60.4</td>
<td>31.2</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
<td>16</td>
<td>88.4</td>
<td>88.4</td>
<td>4</td>
<td>99.4</td>
<td>101.4</td>
</tr>
<tr>
<td>32</td>
<td>16</td>
<td>16</td>
<td>158.6</td>
<td>158.6</td>
<td>4</td>
<td>189.4</td>
<td>190.6</td>
</tr>
<tr>
<td>64</td>
<td>16</td>
<td>16</td>
<td>322.3</td>
<td>322.3</td>
<td>4</td>
<td>377.1</td>
<td>377.1</td>
</tr>
<tr>
<td>128</td>
<td>16</td>
<td>16</td>
<td>624.9</td>
<td>624.9</td>
<td>4</td>
<td>716</td>
<td>716</td>
</tr>
<tr>
<td>256</td>
<td>16</td>
<td>16</td>
<td>1257.9</td>
<td>1257.9</td>
<td>3</td>
<td>1423.9</td>
<td>1423.9</td>
</tr>
<tr>
<td>512</td>
<td>16</td>
<td>16</td>
<td>2510.7</td>
<td>2510.7</td>
<td>3</td>
<td>2606.9</td>
<td>2606.9</td>
</tr>
</tbody>
</table>

For each matrix input, we use different numbers of CPU cores from 1 to 512. Provided with n cores, we display both the predicted $D^*$ and the searched best $D^{**}$ as well as their corresponding performances. From Table 1, we can see that the model-predicted $D^*$ is equal to the empirically searched $D^{**}$ in totally 32 out of 40 different experiments. Even for the rest of the experiments (i.e., 8 out of 40), the predicted $D^*$ is still close to the empirically searched best $D^{**}$, and the maximum performance difference (in terms of Gflops) is 6%.

6.3. Evaluation of Analytical Modeling: Weak Scalability

We also verify the model using a set of weak scalability experiments. Table 2 lists the results on Big Red II using four different matrix shapes from extremely tall and skinny matrices to square matrices. Based on the table, we find that the predicted $D^*$ is the same as the empirically searched best $D^{**}$ in 29 out of 44 cases. Among the rest of the 15 cases, the worst performance loss occurs when running the 256-core experiment with the matrix shape of $1_{16}$, in which $D^*$=1 differs from $D^{**}$=2, affecting the performance by 3.9%. Although not identical, the predicted $D^*$ is still comparable to the searched best number. As a result, the performance of using $D^*$ is almost the same as that using the empirical best $D^{**}$. On average, the overall performance difference among all the 44 test cases is 0.7%.

7. Conclusion

We target the distributed-memory multicore computer architecture and provide a simple, efficient, and scalable parallel implementation to compute QR factorizations for various matrix shapes. The parallel suCAQR library we have developed uses
Table 2. Analytical modeling for weak scalability experiments on BigRedII.

<table>
<thead>
<tr>
<th>#Cores</th>
<th>D*</th>
<th>D**</th>
<th>perf of D*</th>
<th>perf of D**</th>
<th>D*</th>
<th>D**</th>
<th>perf of D*</th>
<th>perf of D**</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>10.4Glops</td>
<td>10.3Glops</td>
<td>1</td>
<td>1</td>
<td>10.4Glops</td>
<td>10.3Glops</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>2</td>
<td>12.7</td>
<td>12.7</td>
<td>2</td>
<td>1</td>
<td>12.8</td>
<td>13.2</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>8</td>
<td>23.2</td>
<td>23.7</td>
<td>2</td>
<td>1</td>
<td>25.3</td>
<td>26.3</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>14</td>
<td>41.1</td>
<td>41.1</td>
<td>4</td>
<td>4</td>
<td>47.1</td>
<td>47.1</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
<td>16</td>
<td>87.3</td>
<td>87.3</td>
<td>4</td>
<td>4</td>
<td>94.7</td>
<td>94.7</td>
</tr>
<tr>
<td>32</td>
<td>32</td>
<td>32</td>
<td>166</td>
<td>166</td>
<td>4</td>
<td>4</td>
<td>186</td>
<td>186</td>
</tr>
<tr>
<td>64</td>
<td>64</td>
<td>64</td>
<td>324</td>
<td>324</td>
<td>2</td>
<td>4</td>
<td>366</td>
<td>377</td>
</tr>
<tr>
<td>128</td>
<td>128</td>
<td>128</td>
<td>641</td>
<td>641</td>
<td>2</td>
<td>4</td>
<td>743.5</td>
<td>753.4</td>
</tr>
<tr>
<td>256</td>
<td>256</td>
<td>256</td>
<td>1259.8</td>
<td>1259.8</td>
<td>1</td>
<td>2</td>
<td>1461.1</td>
<td>1518.4</td>
</tr>
<tr>
<td>512</td>
<td>512</td>
<td>512</td>
<td>2490.1</td>
<td>2490.1</td>
<td>1</td>
<td>2</td>
<td>2963.2</td>
<td>3027.1</td>
</tr>
<tr>
<td>1024</td>
<td>1024</td>
<td>1024</td>
<td>4898</td>
<td>4907</td>
<td>1</td>
<td>2</td>
<td>6048.4</td>
<td>6071.1</td>
</tr>
</tbody>
</table>

A logical data layout on which a dynamic-root parallel tree reduction method is deployed. It also leverages the architectural strength of a cluster of multicore nodes. That is, within each multicore node, a shared-memory tiled QR is carried out on the local matrix data from the first row to the last row of the local matrix, where the front line of the data flow (where it shows a “domino effect”) keeps all the cores busy. Between different compute nodes, a binary-tree reduction is conducted among all \( P \) processes in parallel. Such a simple design simplifies our algorithm design and library implementation. Moreover, we build a new analytical model to determine the important factor of the number of domains without any searching. The experimental results have shown that suCAQR can perform better than the state-of-the-art libraries with different matrices using up to 1,536 cores on two distinct HPC systems.

Acknowledgements: This work is based upon research partially supported by the Purdue Research Foundation and by the NSF Grant No. 1522554.

References
[5] L Susan Blackford, Jaeyoung Choi, Andy Cleary, Eduardo D’Azevedo, James Dem-


