# Performance, Power, and Area Design Trade-Offs in Millimeter-Wave Transmitter Beamforming Architectures

Han Yan, Sridhar Ramesh, Timothy Gallagher, Curtis Ling, and Danijela Cabric



Digital Object Identifier 10.1109/MCAS.2019.2909447 Date of publication: 20 May 19

# Abstract

Millimeter wave (mmW) communications is viewed as the key enabler of 5G cellular networks due to vast spectrum availability that could boost peak rate and capacity. Due to increased propagation loss in mmW band, transceivers with massive antenna array are required to meet a link budget, but their power consumption and cost become limiting factors for commercial systems. Radio designs based on hybrid digital and analog array architectures and the usage of radio frequency (RF) signal processing via phase shifters have emerged as potential solutions to improve radio energy efficiency and deliver performances close to the conventional digital antenna arrays. In this paper, we provide an overview of the state-of-the-art mmW massive antenna array designs and comparison among three array architectures, namely digital array, partially-connected hybrid array (subarray), and fully-connected hybrid array. The comparison of performance, power, and area for these three architectures is performed for three representative 5G downlink use cases, which cover a range of pre-beamforming signal-to-noise-ratios (SNR) and multiplexing regimes. This is the first study to comprehensively model and quantitatively analyze all design aspects and criteria including: 1) optimal linear precoder, 2) impact of quantization error in digital-to-analog converter (DAC) and phase shifters, 3) RF signal distribution network, 4) power and area estimation based on state-of-the-art mmW circuits including baseband digital precoding, digital signal distribution network, high-speed DACs, oscillators, mixers, phase shifters, RF signal distribution network, and power amplifiers. Our simulation results show that the fully-digital array architecture is the most power and area efficient compared against optimized designs for sub-array and hybrid array architectures. Our analysis shows that digital array architecture benefits greatly from multi-user multiplexing. The analysis also reveals that sub-array architecture performance is limited by reduced beamforming gain due to array partitioning, while the system bottleneck of the fully-connected hybrid architecture is the excessively complicated and power hungry RF signal distribution network.

## I. Introduction

illimeter-wave (mmW) communications is a promising technology for the future fifth-generation (5G) cellular network [1], [2]. In the US, the Federal Communications Commission (FCC) has voted to adopt a new Upper Microwave Flexible Use service in the licensed bands, namely 28 GHz (27.5–28.35 GHz band), 37 GHz (37-38.6 GHz band), 39 GHz (38.6-40 GHz) with a total 3.85 GHz bandwidth [3]. The abundant spectrum facilitates key performance indicators (KPI) of 5G, including 10Gbps peak rate, 1000 times higher traffic throughput than the current cellular system [4]. As shown in theory and measurements, mmW signals suffer higher free-space transmission loss [5], and is vulnerable to blockage [6]. As a consequence, radios require beamforming (BF) with large antenna arrays at both base station (BS) and user equipment (UE) to combat severe

propagation loss [7]. This makes reliable communication range short and as a consequence, mmW BSs will be deployed in an ultra-dense manner with inter-site distance in the order of hundreds of meters [8], [9]. Due to these facts, performance, energy, and cost efficiency in the future mmW base station (BS) radios become more important than ever before.

Implementation and deployment of transceiver arrays in sub-6 GHz have shown great success. In the 4G Long Term Evolution Advanced (LTE-A) system, BS supports up to 8 antennas [10] and arrays with even larger size are being actively prototyped [11] and will be soon available in the LTE-A PRO (the pre-5G standard). Those systems exclusively have digital array architecture based on a dedicated radio-frequency transceiver chain, with data converter and up/down-conversion, per each antenna, and rely on digital baseband for array processing. Many implementation challenges arise in scaling up array size [12] by an order of magnitude or more required for mmW bands. System designers are also concerned about the high cost and power consumption in digital array architecture with massive number of RF-chains and ultrawide processing bandwidth [13].

Recently, an emerging concept of hybrid array has been proposed. A hybrid array uses two stage array processing. The analog beamforming implemented with variable phase shifters (PS) provides beamforming gain and the digital beamforming in the baseband provides flexibility for multiplexing multiple user streams [14], [15]. As a result, hybrid arrays support an RF transceiver count which is smaller than the array size. Such an architecture intends to reduce the power and cost penalty due to numerous tranceivers. Based on the connectivity between RF-chain and antenna, there are two major variations, fully-connected hybrid array and partially connected hybrid array. Although both architectures were used for radar application [16] and were introduced for telecommunication application as early as a decade ago [17], they have recently gained much attention for mmW radios. Signal processing techniques, including channel estimation and beamforming, using hybrid architecture have been comprehensively studied [18]. Proposals for using hybrid architectures in mmW 5G have been considered in standardization organizations [19].

A handful comparative analyses exists for different mmW array architectures, with an emphasis on the signal process algorithms [19]–[22]. Authors in [23] discussed circuits design challenges in implementing

Han Yan and Danijela Cabric are with the Electrical Engineering Department, University of California, Los Angeles, Los Angeles, CA 90095 (e-mail: yhaddint@ucla.edu; danijela@ee.ucla.edu), Sridhar Ramesh, Timothy Gallagher, and Curtis Ling are with Maxlinear, Inc, Carlsbad, CA 92008. (e-mail: sramesh@maxlinear.com; tgallagher@maxlinear.com; cling@maxlinear.com).

energy-efficient digital arrays. The relationship between spectral efficiency (SE) and energy efficiency in partially-connected hybrid architecture is studied in [15], [24], [25]. Works [20], [26] provided comparison among array architectures and concluded that hybrid architecture can achieve higher energy efficiency than fully digital ones in the regime of point-to-point communication. Future 5G system, however, will certainly use multiuser multiplexing to provide higher network throughput. Moreover, existing works did not study trade-offs among array size, transmit power, and specifications of key circuit blocks in the three architectures. However, system designers need to understand these trade-offs and hardware implications to develop energy and cost efficient mmW systems [27].

This work aims to fulfill this gap. We intend to compare different array architectures in a comprehensive manner by

considering trade-offs among capacity, energy and area efficiency. Specifically, we compare array architectures based on the criterion of achieving same capacity. All design trade-offs are carefully considered in reaching most efficient design in all architectures which meets the requirement of typical 5G use cases. Power consumption, including analog processing energy and digital computation energy, and IC area are then compared based on state-ofthe-art circuits. We provide several design insights on scaling laws and the bottlenecks in each architecture which allow us to predict a trend for future wireless demands and technology scaling.

The paper is organized as follows. In Section II, we briefly introduce emerging mmW array architectures and typical 5G use cases. In Section III, we discuss design trade-offs in all array architectures and the designs used for comparison. In Section IV, we study implementation issues in antenna arrays and their impact on different architectures. In Section V, we present the state-of-the-art specifications of mmW beamforming circuits blocks and system level power consumption and IC area of the three architectures. This leads us to the general conclusions in Section VI.

## **II. Comparative Framework**

In this work, we focus on the comparison of transmitter antenna array architectures in a 5G mmW BS. We first introduce three commonly considered array architectures and summarize recent silicon implementations. Then, we describe the metrics used for comparison of the three architectures.

# A. Array Architectures

There are three transmitter array architectures that are considered for adoption in 5G mmW system. Figure 1 depicts block diagrams of digital array and two variations of hybrid array, partially-connected hybrid array (we denote it as sub-array in this work), and fully-connected hybrid array. Key design parameters for each architecture are:

- Transmit power in all array elements: *P*<sup>(out)</sup>
- Number of antennas: *N*





- Number of RF-chains: *M*
- Number of simultaneous streams:  $U(U \le M)$ .
- Number of bits in digital-to-analog converter (DAC): B
- Number of bits in phase shifter: Q. This only applies to hybrid arrays.

In the rest of the paper, we use DA, SA and FH when referring to digital array architecture, sub-array and fullyconnected hybrid array architecture, respectively. Mathematical symbols with subscript indicate parameters associated with the specific architecture, e.g.,  $N_{DA}$  represents number of antennas in digital array. The main differences among three array architecture are:

- Digital Array: As shown in Figure 1(a),  $N_{DA}$  antennas in DA are connected to  $M_{DA}$  RF-chains, i.e.,  $N_{DA} = M_{DA}$ . The beamformer precoding occurs in the baseband (BB) digital signal processor (DSP).
- Sub-Array: SA consists of multiple phased arrays. As shown in Figure 1(b),  $N_{SA}$  antennas are partitioned into  $M_{SA}$  group, each of which has one dedicated RF-chain,  $K_{SA}$  phase shifters (PS), variable gain amplifiers/attenuators (VGA), and power amplifiers (PAs). The array size, group number, and number of elements in a group follows relationship  $N_{SA} = M_{SA}K_{SA}$ . Using phase shifters, each group can transmit a beam towards specific direction and SA is capable of transmitting/multiplexing up to  $M_{SA}$  simultaneous beams. When the required number of beams  $U_{SA}$  is smaller than  $M_{SA}$ , multiple array groups can form a virtual group. The increased array size for that specific beam provides better beamforming performance, e.g., higher gain and narrower beam-width. DSP facilitates precoding multiple beams in the baseband.
- **•** *Fully-Connected Hybrid Array*: This architecture is also known as overlapped sub-array [16], multibeam active phased array [39], and high definition active antenna system [40]. Similar to SA, the FH architecture uses phase shifters for analog beamforming and DSP for digital beamforming. However, FH has different connecting structures between RF-chains and phase shifters. As shown in Figure 1(c), each of  $M_{\rm FH}$  RF chains connects with all  $N_{\rm FH}$  antennas via  $N_{\rm FH}$  phase shifters. Combiner networks are used to add  $M_{\rm FH}$  RF signals before passing through the PAs. As a consequence, a total of  $M_{\rm FH}N_{\rm FH}$  phase shifters are required in this architecture. FH is capable of transmitting up to  $M_{\rm FH}$  simultaneous streams.

Recent integrated circuits (IC) implementations of all three architectures are summarized in Table I. Apart from array in 28 GHz band, Table. I includes implementation in 60 GHz band for mmW indoor access, mmW backhaul and radar, because they share the same array architectures. Directly comparing array architectures from the table is difficult, because they use different silicon technology, and not all circuits components, e.g., local oscillator (LO) and associated up/down-conversion circuits, low noise amplifier (LNA), and PA, are integrated. It is worth noting that SA and FH architectures in Table. I implement phase shifters in the RF domain. A comprehensive survey of phase shifter implementations is covered in [41], including phase shifters in analog baseband, LO, and RF domain. Moreover, system level prototyping of 28 GHz arrays together with field test can be found in [19], [42].

There are other architectures that have been recently proposed, e.g., switch based antenna array [43] and lens antenna array [44]. Due to the lack of implementation details available in the literature, we do not include quantitative analysis of them in this work.

## B. Comparison Metrics Under 5G Use Cases

5G is characterized by a wide variety of use cases having different environments, communication distances, and performance requirements. Performance, in turn depends on connectivity density (defined as number of simultaneous connections for one wireless service operator in an given area), peak rate, and network traffic throughout. It is our vision that the mmW BS should be capable of using the same radio front-end arrays to handle various use cases and meet their demands.

We choose three representative use cases [45]: Dense Urban Mobile Broadband (MBB), 50+Mbps Everywhere, and Self-Backhauling. They cover different MIMO processing schemes of transmitter array.

Dense Urban MBB: In dense urban area, large number of UEs require high-speed connections for applications like streaming, high-definition videos, and downloading files. According to 5G KPI requirement [45], the connection density is expected to be 150,000 connections per square kilometer, while the traffic throughput is up to 3.75 Tbps/km<sup>2</sup> in such scenario. A typical 5G mmW BS deployment setting has inter-site distance (ISD) of 200 m and each BS has 3 radio sectors [46]. With 850 MHz spectrum at 28 GHz band, the required SE in this use case is up to 58.8 bps/Hz. Such a scenario often involves line-of-sight (LOS) environment and relatively good SNR is expected for each UEs so that SE greatly benefit from high multiplexing. We anticipate that at least 8 simultaneous streams are required<sup>1</sup>.

<sup>&</sup>lt;sup>1</sup>Till the time of writing, there is no specification for multiplexing in 5G mmW system. However, 8 streams are commonly used as assumption in the literature [47], [48]. Meanwhile, the next generation of 60 GHz indoor wireless system also targets to use 8 spatial streams [49].

Table I.	
Silicon implementations of	mmW array architectures

							Power Consumption	Area per Array	
Reference, Year	Architecture	Freq. (GHz)	Tx/ Rx	Array Size	PA/ Lna	LO	per Array Element (mW)	Element (mm²)	Technology
[28], 2017	FH	25–30	Rx	8		1	30 (Rx)	0.77	65 nm CMOS
[29], 2017	SA	28	TRx	2	_	—	0 (both Tx and Rx)	1.65	45 nm CMOS
[30], 2017	SA	28	TRx	4	1	—	237.5 (Tx), 142.5 (Rx)	1.23	65 nm CMOS
[31], 2017	SA	57–64	Rx	4		$\checkmark$	80 (Rx)	0.65	65 nm CMOS
[32], 2016	SA	57–64	TRx	4	1	1	167.5 (Tx), 107.8 (Rx)	1.97	28 nm CMOS
[33], 2014	SA	57–64	TRx	16	1	1	74.4 (Tx), 60 (Rx)	2.07	40 nm LP CMOS
[34], 2013	SA	57–64	TRx	32	1	1	37.5 (Tx), 26.6 (Rx)	0.89	90 nm CMOS
[35], 2017	SA	28	TRx	32	1	1	35.9 (Tx), 25.8 (Rx)	5.18	0.13 µm SiGe BiCMOS
[36], 2015	SA	57–64	Тх	256	1	—	10.9 (Tx)	6.79	0.18 µm SiGe BiCMOS
[37], 2014	SA	76–85	TRx	8	1	1	118.74 (Tx), 143.8 (Rx)	3.26	0.13 µm SiGe BiCMOS
[38], 2013	SA	94	TRx	16	1	1	181.25 (Tx), 156.25 (Rx)	2.76	0.13 µm SiGe BiCMOS

- 50+Mbps Everywhere: mmW electromagnetic waves are extremely vulnerable to blockage. Despite this, BS in the 5G mmW network need to sustain baseline performance (up to 100 Mbps data rate [45]), even for those UEs under unfavorable propagation conditions. The 5G KPI requirement [45] also indicated that the connection density is up to 2,500 connections per square kilometer. With the same BS deployment assumption as discussed in the previous use case, the required SE is 4.7 bps/Hz. Due to a non-LOS (NLOS) environment, severe propagation loss exists and more than 20 dB beamforming gain is required to close the link budget. Due to the requirement of high beamforming gain, we anticipated up to 8 simultaneous streams are adopted in this use case.
- Self-Backhauling: To facilitate ultra-dense mmW BS deployment, BSs are required to connect to core network through a backhaul link. Since the large array allows interference isolation in the spatial domain, it is expected that 5G BS is capable of using the same spectrum for both access and backhauling, which is refereed as self-backhauling. Self-backhauling using radio for 5G access significantly reduces cost of setting up high-speed fiber.

We consider a scenario where mmW BS transmits uplink data of its local network to a macro-BS receiver which connects to core network. With assumption of one macro-BS deployed in every square kilometer, the self-backhauling link has up to 707 m communication distance [50]. In this use case, LOS environment is assumed and 10 Gbps rate is targeted by single data stream.

For fair comparison of power consumption and area among array architectures, each array architecture has to deliver the same target SE. In Table II, the system parameters and link budgets are summarized, with a set of possible data streams number U and the corresponding signal to interference plus noise ratio (SINR) that reach SE objectives are also listed. In the Section III, we study on the impact of design parameters on SE performance of different architectures and mainly focus on number of streams U, array size N and required transmit power  $P^{(out)}$ . The power consumption and hardware resources comparison are then presented based on state-of-theart device specifications.

## **III. Transmitter Array Design Parameters**

In this section, we discuss the impact of array design parameters on the SE performance of multi-user multi-input multi-output (MU-MIMO) mmW system. We provide the design specification of components in array architectures to meet the SE requirement for each use case.

## A. System Model of mmW MU-MIMO

We consider a mmW system where a BS of interest transmits data to multiple UEs in mmW access or a hub in mmW self-backhauling. Both transmitter and receiver are equipped with antenna array. Linear precoding techniques over flat fading channel are considered. In case of frequency selective channel, the precoding can be extended using orthogonal-frequency-division-multiplexing (OFDM) by considering per sub-carrier precoding. In the baseband equivalent model, the received symbol at the  $u^{\text{th}}$  UE is denoted as

$$y_u = \mathbf{w}_u^{\mathrm{H}} \mathbf{H}_u \mathbf{R} (\mathbf{B}\mathbf{s} + \mathbf{z}_{\mathrm{t}}) + \mathbf{w}_u^{\mathrm{H}} \mathbf{z}_{\mathrm{r}}.$$
 (1)

In the above equation, vector  $\mathbf{s} = [s_1..., s_U]$  contains the U symbols. Matrix  $\mathbf{H}_u$  is the MIMO channel between transmitter and  $u^{\text{th}}$  UE receiver. Vector  $\mathbf{w}_u$  represent the combining beamforming at the  $u^{\text{th}}$  receiver. **B** and **R** denote the precoding scheme in the baseband and RF domain on the transmitter side, respectively. The trans-

mit noise due to DAC quantization error is denoted as  $z_t$  and thermal noise at the receiver is  $z_r$ . Operation  $a^H$  is the Hermitian transpose of a.

In DA architecture, the precoding occurs entirely in digital baseband and therefore there is no analog processing, i.e.,  $\mathbf{R}_{DA} = \mathbf{I}$ . The digital precoder  $\mathbf{B}_{DA}$  has dimension  $N_{DA} \times U$ .

In SA architecture, the digital precoder  $\mathbf{B}_{SA}$  has dimension  $M_{SA} \times U$  due to  $M_{SA}$  RF chains. The RF precoder  $\mathbf{R}_{SA}$  has dimension  $N_{SA} \times M_{SA}$ . Due to the fact that every  $K_{SA}$  of phase shifters connect to one RF-chain,  $\mathbf{R}_{SA}$  is a block diagonal matrix

$$\mathbf{R}_{SA} = \operatorname{diag}\left(\mathbf{r}_{SA,1}, \dots, \mathbf{r}_{SA,M}\right), \tag{2}$$

where column vector  $\mathbf{r}_{SA,m}$  with length  $K_{SA}$  represents  $K_{SA}$  phase shifters that connect to the  $m^{\text{th}}$  RF-chain. Each element of  $\mathbf{r}_{SA,m}$  has unit magnitude<sup>2</sup>. We define the set  $S_m = \{(m-1)K_{SA} + 1, ..., mK_{SA}\}$  that contains indices of array elements in the  $m^{\text{th}}$  group.

<sup>&</sup>lt;sup>2</sup>In fact, analog precoding can be designed with both phase and magnitude tuning capability, which relaxes this constraint. The hardware aspect of phase shifter is discussed in Section V-C.

Table II . Link budget estimation	in typical 5G use ca	ISES.					
Use Case	Dense-Urban MBB			50+Mbps Everywhere			Self- Backhauling
Channel	Umi-LOS			Umi-NLOS			Uma-LOS
Freq. [GHz]	28			28			28
BW [MHz]	850			850			850
Distance [m]	100			100			707
Tx Power [dBm]	46.0			46.0			46.0
Tx Antenna Gain [dBi]	3.0			3.0			3.0
Pathloss <sup>a</sup> [dB]	104.4			125.1			118.3
Other Loss <sup>b</sup> [dB]	12.7			25.3			17.0
Rx Gain [dB]	12.0 <sup>c</sup>			12.0 <sup>c</sup>			27.1 <sup>d</sup>
Rx NF [dB]	10.0			10.0			10.0
Rx Noise [dBm]	-74.7			-74.7			-74.7
SNR w/o Tx Array [dB]	18.7			-14.7			15.5
Target SE [bps/Hz]	58.8			4.7			11.8
Simultaneous Streams ( <i>U</i> )	8	16	32	2	4	8	1
Per-UE SINR <sup>e</sup> [dB]	22.1	10.7	4.1	6.2	1.0	-3.0	35.5

a. Based on 3GPP model for above-6 GHz band [51].

b. Includes 3-sigma of shadowing loss and 25 mm/h rain absorption [52].

c. Based on 8 receiver antennas and 3 dBi antenna gain.

d. Based on 256 receiver antennas and 3 dBi antenna gain.

e. Based on equation SE =  $U \log_2(1 + SINR)$ .

In FH architecture, the digital precoder  $\mathbf{B}_{\text{FH}}$  has dimension  $M_{\text{FH}} \times U$ . The analog precoder matrix  $\mathbf{R}_{\text{FH}}$  has dimension  $N_{\text{FH}} \times M_{\text{FH}}$  and its  $m^{\text{th}}$  column  $\mathbf{r}_{\text{FH},m}$  represents the phase shifting from  $N_{\text{FH}}$  phase shifters connected to the  $m^{\text{th}}$  RF-chain, i.e.,

$$\mathbf{R}_{\rm HF} = [\mathbf{r}_{\rm HF,1} \ \mathbf{r}_{\rm HF,2} \ \cdots \ \mathbf{r}_{\rm HF,M_{\rm FH}}]. \tag{3}$$

each element in  $R_{\mbox{\scriptsize FH}}$  has unit magnitude.

We make the following assumptions. Firstly, the channel information  $\mathbf{H}_u$  is known to both transmitter and receivers. A practical way of channel estimation can be found in [18]. Secondly, each UE receiver is equipped with a phased array with only one RF-chain. As a consequence, BS assigns one data stream to each UE receiver. Thirdly, all receivers have the same pre-beamforming SNR and BS assigns equal power among data streams. Fourthly, the combining vector of each receiver  $\mathbf{w}_u$  is chosen as the primary left eigenvector of channel matrix  $\mathbf{H}_u$  after magnitude normalization in each element.

The SINR at the  $u^{th}$  receiver array is denoted as

$$\operatorname{SINR}_{u} = \frac{\|g_{u}\|^{2}}{\sigma_{n,rx}^{2} + \sigma_{n,tx}^{2} + \sigma_{int}^{2}}$$
(4)

where the signal power gain  $g_u$  is given by  $g_u = \arg \min_g \mathbb{E} || y_u - gs_u ||^2$ . All signal, noise, and interference powers are relative powers, referenced to 46 dBm transmit power based on Table II. As a consequence, receiver thermal noise power  $\mathbb{E} || \mathbf{w}_u^H \mathbf{z}_r ||^2 = \sigma_{n,rx}^2$  is treated as constant in each use case. The multiuser interference is  $\sigma_{int}^2 = \mathbb{E} || y_u - g_u s_u ||^2$ .

In the remaining of the sections, we discuss how to design array parameters for each architecture to reach targeted SINR for three use cases.

## B. Array Size and Transmit Power Gain

In principle, increased transmit power  $P^{(\text{out})}$  and array size N both improve signal power gain  $g_u$  in (4). Effectively, they provide higher equivalent isometric radiation power (EIRP) and help achieve target SINR from Table II.

In DA and FH, output power of each PA  $P^{(out)}/N$  is split into U parts due to multiplexing and even power allocation. Thus each stream in each PA has output power  $P^{(out)}/(NU)$ . The coherent summation of *N*-elements via beamforming provides  $N^2$  times increased power. In SA, however, PAs are partitioned into groups to amplify different streams. For each stream, each PA element outputs  $P_{SA}^{(out)}/N_{SA}$ , while the beamforming gain is  $N_{SA}^2/U^2$ . As a consequence, maximum output signal power after beamforming in each architectures is

$$G_{\rm DA} = \frac{P_{\rm DA}^{\rm (out)} N_{\rm DA}}{U}, G_{\rm SA} = \frac{P_{\rm SA}^{\rm (out)} N_{\rm SA}}{U^2}, G_{\rm FH} = \frac{P_{\rm FH}^{\rm (out)} N_{\rm FH}}{U}.$$
 (5)

It is clear that SA is in an disadvantage in terms of signal power gain. SA requires to use more array elements, output power, or both for the comparable output power to DA and FH architectures.

# C. Precoder Design

Given maximum signal output power *G*, the the precoder determines the actual signal power  $g_u$  and multiuser interference  $\sigma_{int}^2$  in (4). In this subsection, we discuss precoding techniques for three architectures.

In DA architecture, maximum ratio transmission (MRT) and zero-forcing (ZF) are two commonly used linear precoding approaches. The former maximizes the signal strength at destination and approaches maximum gain discussed in Section II-A, while the latter eliminates multiuser interference. It is commonly believed that because mmW signals suffer from severe propagation loss, the interference is generally less troublesome than sub-6 GHz systems. However, the interference from transmitted sidelobes, if not properly handled, can still affect the achievable rate at receivers. In this work, we propose to use regularized zero-forcing beamforming [53], where the introduced regularization coefficient  $\alpha_{DA}$  facilitates controlling both signal strength and interference at the receiver.

$$\mathbf{B}_{\mathrm{DA}} = \kappa_{\mathrm{DA}} \mathbf{G}_{\mathrm{DA}}^{\mathrm{H}} (\mathbf{G}_{\mathrm{DA}} \mathbf{G}_{\mathrm{DA}}^{\mathrm{H}} + \alpha_{\mathrm{DA}} \mathbf{I})^{-1}, \qquad (6)$$

In the above equation,  $\mathbf{G}_{\text{DA}}$  is the post-combining multiuser channel with the  $u^{\text{th}}$  row as  $\{\mathbf{G}_{\text{DA}}\}_u = \mathbf{w}_u^{\text{H}} \mathbf{H}_u$ . The regularization coefficient  $\alpha_{\text{DA}}$  controls the behavior of the precoder, i.e., MRT when it approaches positive infinity and ZF when it approaches zero. One can expect SINR maximization when  $\alpha_{\text{DA}}$  is selected to be the largest with constraint that  $\sigma_{\text{int}}^2 \ll \sigma_{n,\text{rx}}^2$ . Power scaling parameter  $\kappa_{\text{DA}}$  is used to guarantee total transmit power constraint  $\|\mathbf{B}_{\text{SA}}\|^2 = P_{\text{DA}}^{(\text{out})}$ .

Precoding approaches with SA and FH architectures are currently actively investigated by researchers and are mostly for systems where analog beamformer has phase-only tuning capability. The optimal hybrid precoding is a mixed integer programming problem and its optimal solution must be solved via potentially exhaustive search. Many sub-optimal methods have been proposed for near optimal performance, e.g., works in [54] for FH architecture. In [54], the analog precoder is selected to point beams towards directions of intended receivers. The digital precoder is then used to handle associated interference among beams synthesized by phase shifters. In the following paragraphs regarding precoding algorithm for SA and FH, we adopt assumption of phase-only analog precoder. In SA architecture, we propose to use the following approach as a modification of FH beamforming in [54] and the scheme is illustrated in Figure 2(a). We first merge adjacent  $M_{\rm SA}/U$  phase shifter groups in SA into one virtual group. It leads to  $N_{\rm SA}/U$  array elements within each virtual group in an ideal scenario<sup>3</sup>. The input signal of RF-chains within a virtual group are exactly the same. Let us denote set  $\mathcal{V}_u$  as one that contains index of physical array groups within the  $u^{\rm th}$  virtual group. The analog beamformer is chosen to synthesize beams towards primary propagation direction to U receivers

$$\mathbf{r}_{\mathrm{SA},m} = \exp[j \angle (\{\mathbf{H}_{u}^{\mathrm{H}} \mathbf{w}_{u}\}_{\mathcal{S}_{m}})], m \in \mathcal{V}_{u}.$$
(7)

In the above equation,  $\angle (\{\mathbf{a}\}_{S_m})$  selects elements from vector  $\mathbf{a}$  according to indices from set  $S_m$  and finds phas-

es of selected elements. Let us denote the effective channel as  $\mathbf{G}_{SA}$  which contains the effect of receiver combiner and RF precoder in multiuser channel. The  $m^{\text{th}}$  row is defined as  $\{\mathbf{G}_{SA}\}_m = \mathbf{w}_m^H \mathbf{H}_m \mathbf{R}_{SA}$ . Note the effective channel  $\mathbf{G}_{SA}$  is the channel between digitally precoded stream and UEs. As a consequence, the digital precoding problem in SA can be solved in the regularized-ZF framework

$$\mathbf{B}_{SA} = \kappa_{SA} \mathbf{G}_{SA}^{H} (\mathbf{G}_{SA} \mathbf{G}_{SA}^{H} + \alpha_{SA} \mathbf{I})^{-1}$$
(8)

The power scaling coefficient  $\kappa_{\text{SA}}$  is used to meet total output power constraint, i.e.,  $\|\mathbf{R}_{\text{SA}}\mathbf{B}_{\text{SA}}\|^2 = P_{\text{SA}}^{(\text{out})}$ . Similar to precoding in the digital array, the regularization coefficient  $\alpha_{\text{SA}}$  is chosen to maximize SINR.

The precoding scheme in FH architecture is illustrated in Figure 2(b). Only U out of  $M_{\text{FH}}$  RF-chains are turned-on to provides U streams. Without loss of generality, the first U RF-chains are active and the analog precoder is



<sup>&</sup>lt;sup>3</sup>Ideal scenario is defined when the ratio  $M_{\rm SA}/U$  is an integer. Using a reduced number of arrays can be used when it is not valid, but this scenario is not considered for simplicity.

# **Appendix A: Required DAC Quantization Bits**

In this subsection, we provide analysis of transmit noise  $\sigma_{n,tx}^2$  in each architecture.

For each DAC, the quantization error is uniformly distributed in  $[-A/2^B, A/2^B]$  where A is the largest quantization level. Without signal cropping, A depends on the peak-to-average-power-ratio (PAPR), i.e., PAPR =  $A^2$  with unit signal power. The power of DAC quantization noise is

$$\epsilon_{\text{DAC}}(B) = 10 \log_{10} \left[ \frac{(2A)^2}{12(2^B)^2} \right] = 10 \log_{10}(A^2/3) - 6B[\text{dB}].$$
(16)

Note that the above power is normalized with the input signal power of each DAC.

In DA architecture, the input signal power of DAC is amplified to  $P_{\rm DA}^{\rm (out)}/N_{\rm DA}$ . As a consequence, the transmitter

$$\mathbf{r}_{\mathrm{FH},u} = \exp[j\angle(\mathbf{H}_{u}^{\mathrm{H}}\mathbf{w}_{u})], u \leq U.$$
(9)

The digital precoder in FH is a regularized zero-forcing over  $G_{\text{FH}}$ , the effective channel that contains the receiver combining and RF precoding in the multiuser channel

$$\mathbf{B}_{\rm FH} = \kappa_{\rm FH} \mathbf{G}_{\rm FH}^{\rm H} (\mathbf{G}_{\rm FH} \mathbf{G}_{\rm FH}^{\rm H} + \alpha_{\rm FH} \mathbf{I})^{-1}, \qquad (10)$$

The *u*<sup>th</sup> row is defined as {**G**<sub>FH</sub>}  $_{u} = \mathbf{w}_{u}^{H} \mathbf{H}_{u} \mathbf{R}_{FH}$ . Similar to precoding in the SA architecture,  $\kappa_{FH}$  is the power scaling coefficient for  $\|\mathbf{R}_{FH}\mathbf{B}_{FH}\|^{2} = P_{FH}^{(out)}$  and  $\alpha_{FH}$  is the regularization coefficient.

## **D. DAC Precision**

The transmit noise in (4) comes from the quantization error due to DACs with finite precision. A practical system design uses sufficient quantization precision such that the transmission noise level stays well below the receiver thermal noise. Different architectures require different values of effective number of bits (ENOB) for such goal. The required ENOB in three architectures are

$$\tilde{B}_{\text{DA}} = \frac{\text{PAPR} - 1.76 + D + 10 \log_{10} \left(\frac{P_{\text{DA}}^{(\text{out})}}{\sigma_{n,\text{rx}}^2}\right)}{6}$$

$$\tilde{B}_{\text{SA}} = \frac{\text{PAPR} - 1.76 + D + 10 \log_{10} \left(\frac{P_{\text{SA}}^{(\text{out})}}{\sigma_{n,\text{rx}}^2} \frac{N_{\text{SA}}}{U^2}\right)}{6}$$

$$\tilde{B}_{\text{FH}} = \frac{\text{PAPR} - 1.76 + D + 10 \log_{10} \left(\frac{P_{\text{FH}}^{(\text{out})}}{\sigma_{n,\text{rx}}^2} \frac{N_{\text{FH}}}{U}\right)}{6} \tag{11}$$

noise power at output of each PA is  $P_{DA}^{(out)} \epsilon_{DAC}(B_{DA})/N_{SA}$ . With the uncorrelated<sup>7</sup> quantization errors in each DAC, transmit noise is  $\sigma_{n,tx}^2 = P_{DA}^{(out)} \epsilon_{DAC}(B_{DA})$ .

In SA architecture, due to the identical input signal of DACs in a virtual group, quantization noise remains the same as well. The quantization noises are coherent at the outputs of  $N_{\rm SA}/U$  PAs within a virtual group and each has power  $P_{\rm SA}^{(\rm out)} \in D_{\rm AC}(B_{\rm SA})/N_{\rm SA}$ . As a consequence, the transmit noise is  $\sigma_{n,\rm tx}^2 = P_{\rm SA}^{(\rm out)} N_{\rm SA} \in D_{\rm AC}(B_{\rm DA})/U^2$ .

In FH architecture, the quantization noise from each DAC is amplified to  $P_{\rm FH}^{(\rm out)}/(NU)$  in each PA. As a result, the total transmitter noise power is  $\sigma_{n,\rm tx}^2 = P_{\rm FH}^{(\rm out)} N_{\rm FH} \sigma_{\rm DAC}^2 (B_{\rm FH})/U$ .

<sup>7</sup>Correlation among quantization errors of DACs become non-negligible when quantization level is significantly small, e.g., one bit. Dithering is a technique to de-correlate them but is beyond the scope of this work.

for transmit noise to be *D* dB lower than AWGN. In the above equation, PAPR represents the peak to average power ratio of the input signal of each DAC. Note that these expressions are accurate when DAC quantization errors are uncorrelated, which may not be valid with small number of bits, e.g., B = 1 bits. Derivations of (11) are provided in the Appendix A.

Equation (11) together with (5) indicates following facts. Firstly, with fixed signal power gain  $G_{DA}$ , DACs precision in DA architecture can be reduced by increasing array size and decreasing transmit power. For SA and FH, however, the transmit noise remain constant regardless of the source of signal power gain. Secondly, with the same signal power gain and transmit power, DA architecture has lower requirement in DAC quantization as compared to SA and FH.

## E. Phase Shifter Precision

In both SA and FH architectures, finite resolution of phase shifters leads to a changed power level of sidelobes and shifted location of nulls, as compared to system using ideal devices. More importantly, the locations of main lobe varies and associated signal gain drops. One might expect highly precise phase shifters are required to accurately control beams. In this subsection, we discuss the impact of finite resolution of phase shifters on SA and FH architectures.

The former issue regarding the distorted sidelobes is less troublesome in both SA or FH transmitter array architecture. Sidelobes lead to multi-user interference as seen from the off-diagonal elements in the effective channel  $G_{SA}$  and  $G_{FH}$ . When system is aware of potential interference, digital precoding stage can be used to effectively suppress them. A practical way to acquire the information of effective channel is via a training procedure where BS and UE use quantized analog beamformer to exchange pilot symbols and estimate effective channel  $\mathbf{G}_{\text{SA}}$  and  $\mathbf{G}_{\text{FH}}$ . This training procedure is similar to the multi-beam scheme proposed for the next generation of mmW indoor system [49]. Meanwhile, the gain reduction due to finite phase shifter resolution is not severe either. In fact, the gain degradation is lower bounded by 0.68 dB, 0.16 dB and 0.04 dB with Q = 3, 4, 5 bits quantization of phase shifters and does not scale with the array size or multiplexing level. An analysis that supports these numbers is provided in the Appendix B. Equivalently, the gain degradation is bounded by 0.16 dB so long as angle error of phase shifters are no larger than 11.25 degree. Such specifications are not difficult to meet in state-ofthe-art devices as it will be discussed in Section V-C.

## F. Simulation Results

In this subsection, simulation results are presented to show the required design parameters to reach SE target in three array architectures.

In the simulation, 3D mmW MIMO channel between BS and UUEs are generated according to mmW sparse scattering model [54]. The channel between BS and each UE consists of 20 multi-path rays in 3 multipath cluster and LOS cluster, if exists, is 10 dB stronger than the rest. Angle of arrival (AOA) and angle of departure (AOD) of clusters are uniform random variables within azimuth range  $[-60^\circ, 60^\circ]$  and elevation range  $[-30^\circ, 30^\circ]$ . Azimuth and elevation AOA and AOD of rays within a cluster have random deviations from the cluster specific AOA and AOD, and they follow zero mean Laplacian distribution with 10° standard deviation. In dense urban MBB, a scheduler is assumed such that the LOS paths of all target receivers are unique [55]. The mean SE is evaluated by taking average of SINR in (4) over U UEs and use Shannon capacity formula, i.e., SE =  $\sum_{u=1}^{U} \log_2(1 + \text{SINR}_u)$ . The data streams used in the simulation are Gaussian distributed and their magnitudes are truncated such that PAPR is 10 dB.

With ideal hardware, the required transmit power  $P^{(\text{out})}$  to reach SE target with various antenna size N and number of data streams U in three architectures are shown in Figure 3.

We first focus on how transmit power changes with parameter N and U. Increasing array size N is effective

# Appendix B: Impact of Phase Shifter Quantization Error and Random Error on Beamforming Gain

Consider a linear phased array system with *N* antenna elements that steers a beam towards direction  $\gamma$  in a 2D plane. Beamforming vector is given by  $[e^{i\phi_1}, \ldots, e^{i\phi_n}]$ , where  $\phi_n = (n-1)\pi \sin(\gamma)$ . In the next, we derive beamforming gain at the main lobe for system with ideal and non-ideal phase shifters.

Let us denote the signal at the  $n^{\text{th}}$  elements as  $w_n$  with  $|w_n| = 1/\sqrt{N}$ ,  $\forall n$  when all phase shifters are ideal. Clearly, the phase shifter needs to be set such that signals are constructively added in the intended direction, i.e.,  $w_n e^{\phi_n} = 1/\sqrt{N}$ , and the beamforming gain is

$$G = \left|\sum_{n=1}^{N} w_n e^{j\phi_n}\right|^2 = N$$

When all phase shifters are non-ideal, the signal at the  $n^{\text{th}}$  element is denoted as  $w'_n = w_n \exp(j\psi_n)$ , where  $\psi_n$  is the phase error due to quantization and random implementation impairment. With Q bits quantization, the phase error  $\psi_n$  is bounded as  $|\psi_n| \le \epsilon$  where  $\epsilon = \pi/2^{q}$ . The corresponding beamforming gain is

$$G' = \left|\sum_{n=1}^{N} (W'_n e^{j\psi_n})\right|^2 = \left|\sum_{n=1}^{N} (W_n e^{j\psi_n}) e^{j\phi_n}\right|^2$$
$$= \frac{1}{N} \left|\sum_{n=1}^{N} e^{j\psi_n}\right|^2 = \frac{1}{N} \left|\sum_{n=1}^{N} \cos(\psi_n) + j\sum_{n=1}^{N} \sin(\psi_n)\right|^2$$
$$= \frac{1}{N} \left[\sum_{n=1}^{N} \cos(\psi_n)\right]^2 + \frac{1}{N} \left[\sum_{n=1}^{N} \sin(\psi_n)\right]^2$$
$$\geq \frac{1}{N} \left[\sum_{n=1}^{N} \cos(\psi_n)\right]^2$$
$$\geq N \cos^2(\epsilon)$$

where the second inequality is valid so long as  $Q \ge 1$ , i.e.,  $|\psi_n| \le \pi/2, \forall n$ .

Therefore the gain reduction is bounded by

$$10 \log_{10} \left[ \frac{G}{G'} \right] \leq -20 \log_{10} \left[ \cos \left( \frac{\pi}{2^a} \right) \right] [dB]$$

The above derivation shows that the gain drop in the main lobe is less than 0.68 dB, 0.16 dB and 0.04 dB with Q = 3 to 5 bits quantization. Besides, these values are independent from the antenna size *N*. Equivalently, when phase shifter implementation error is less than  $\epsilon = 22.5^{\circ}, 11.25^{\circ}$ , and 5.625°, gain drop is also bounded by 0.68 dB, 0.16 dB and 0.04 dB, respectively.

in reducing transmit power in all scenarios since it helps improve both signal gain and interference control from narrow beams. When interference from multi-beam is negligible, the transmit power saving from increasing U depends on difference between the SINR target reduction in Table II and signal gain dropping in (5). For example, when U increases from 2 to 4 and 4 to 8 in MBB, the SINR requirement reduces by 5.2 dB and 4 dB. Meanwhile, the signal gain changes by 3 dB, 6 dB and 3 dB in DA, SA, and FH, respectively. Therefore DA and FH save around 2.2 dB and 1 dB  $P^{(out)}$  and SA is forced to use around 0.8 dB and 2 dB higher  $P^{(out)}$ . It is also true in high-*N* regime of DA and FH in the Dense Urban MBB. When U increases from 8 to 16 and 16 to 32, the SINR requirement reduces by 11.4 dB and 6.6 dB. Therefore the power saving at N = 1024 is around 8.4 dB and 3.3 dB for both DA and FH. Power saving is more difficult to predict when system needs to trade power gain for interference control. Therefore the transmit power saving from increasing U with smaller antenna N and large multiplexing U is less accurately using the above analysis.

Then we focus on the comparison between array architectures. There is one universal conclusion that holds true for DA and FH in all scenarios. DA and FH have the same maximum signal gain when  $P^{(out)}$  and N are the same according to (5). In simulation, FH actually requires near 1 dB higher  $P^{(out)}$  than DA in all scenarios. This gap is due to the loss from the two-stage precoding of FH. Further exploiting hardware capability, e.g., using phase-and-magnitude analog precoders, and designing better hybrid precoding algorithm in FH would reduce this gap.

Next, we compare array architectures in each use case. In self-backhauling where data stream number U is constraint by point-to-point environment, SA has the same performance as FH as both architectures become the same in model (1). They both require 1 dB higher transmit power than DA. Secondly, the difference of required transmit power between architecture can by analyzed by (5) in 50+Mbps Everywhere. Equation (5) reveals that SA has U times lower power gain than other architectures and it is shown in the figure that that SA requires U times higher  $P^{(out)}$  than FH for the same performance. Equation (5) predicts the gap between curves well in the since there is negligible interference with small number of beams. Thirdly, in MBB use case the required transmit power gap between SA and FH in Dense Urban MBB meet (5) when N is large, i.e., SA requires to use 9, 12, 15 dB higher  $P^{(out)}$  than FH when U = 8, 16, 32 beams are used. However, the transmit power gap between SA and FH deviates from what (5) predicts when N is small. This deviation is due to power gain and interference control trade-off. Dense Urban MBB features a large number of simultaneous data



**Figure 3.** The required total transmit power  $P^{(out)}$  with different number of array elements (*N*) to reach SE target in three typical 5G use cases.



**Figure 4.** SE performance with quantization on the baseband precoding and DAC. Three architectures use 256 array elements and output power is adjusted according to Figure 3. The baseband precoding uses fixed point operation with precision 2 bits greater than associated DAC quantization which ensures negligible degradation as compared to baseband precoding with floating point operation.

streams and the mutual interference among streams becomes system bottleneck when beam-width is not small enough. With U = 8, the transmit power gap between SA and FH increases from 9 dB to 13 dB when N reduces from 1024 to 64. The additional 4 dB gap is the cost of controlling interference in SA, because the SA uses nearly U times wider beam to carry each data stream as compared to FH. Further, the BB precoding of SA is forced to sacrifice more gain for interference control. With U = 32, the gap reduces from 9 dB to 6 dB when N reduces from 1024 to 64. One may expect each data stream in SA is carried by wide beams with N/U = 2antennas and conclude the opposite results. However, with U = 32 data streams, each RF-chain is connected with at most N/U = 2 antennas and such architecture is effectively a digital array. In fact, the BB precoding stage in SA facilitates each stream to be transmitted by nearly all antenna elements and improves the signal gain. In fact, the intuition of hybrid precoding approach [54] may not be true and a better hybrid precoding scheme tailored for this regime would provide more additional power saving for SA.

With finite precision in the baseband precoding, DAC and phase shifters, the SE performance is shown in Figure 4 and Figure 5. For clarity, all array architectures use 256 antenna elements and the transmit power  $P^{(out)}$ in each architecture is chosen such that it delivers the same SE performance as in quantization free cases. Figure 4 shows the required quantization bits in baseband precoding and DAC and it matches with the analysis. According to (11), the required ENOB for transmit noise to be D = 15 dB lower than AWGN in the Dense Urban MBB with U = 8 streams are 5.1, 8.0, and 7.7 in DA, SA, and FH architectures, respectively. The SE improvement in Figure. 4 is saturated once DAC quantization bits are beyond these values. Equation (11) also precisely matches with Self-backhauling use case where DA, SA, and FH requires 5.8, 10.0, and 10.0 ENOB, respectively. It is worth noting that the additive quantization error model becomes inaccuracy when the analytical ENOB from (11) is significantly small. For example, equation (11) estimates that system requires 1 to 4 bits for the most scenarios in 50+Mbps Everywhere, while the required ENOB from simulation is close to 5 bits. A rule-of-thumb is to use at least 5 bits. Note that this inaccuracy regime of (11) does not affect power consumption estimation of the system, because the direct current (DC) power of DAC does not effectively reduce by using less than 5 bits due to the fixed hardware overhead and it is discussed in details in Section. V-A.

Moreover, the precision requirement in baseband precoding and DAC of DA is in general lower than hybrid architectures throughout all scenarios and it suggests a system level power consumption saving. Last, Figure 5 shows that with the hybrid precoding approach in Section III-C, the SE performance is negligibly affected by phase shifter quantization and it matches with our analysis in Section III-E.

In summary, for the same target SE performance, DA requires a reduced transmit power or number of array elements as compared to SA and FH. Besides, the DAC quality of DA is relaxed as compared to the hybrid architecture. A fair comparison among architectures cannot overlook these factors by restricting architectures to use the same transmit power, number of array elements, or specification of hardware components. The design parameter trade-off analyzed in this section leads to a more practical comparison in Section VI.

## IV. Hardware Design Challenges of Transmitter Array

In this section, we discuss practical hardware design of mmW arrays with different architectures. We first introduce the distributed array processor module. Then, the necessary circuits blocks for baseband signal and RF signals distribution are discussed.

## A. Distributed Array Module

The conventional MIMO system integrates array processing module in an IC and delivers RF signal to antennas. Such centralized design may not be practical in mmW system with massive number of antennas. With a compact and centralized IC, mmW signals routed to hundreds of array elements suffer severe insertion loss<sup>4</sup>. Besides, the heat dissipation becomes a concerns for a centralized solution. Moreover, array size scalability becomes challenging since adding more elements requires completely new processing module.

A practical solution is to implemented processing hardware for antenna arrays in a distributed manner [23]. In DA and SA, each IC in a processing module integrates the processing circuits for  $K_{DA}$  and  $K_{SA}$  antennas and is located close to these antennas. Although a centralized digital processor is still necessary for some baseband functionality, e.g., symbol mapping and channel coding, the digital baseband precoding can be implemented in each distributed module. With such design, the system needs to deliver Udigital signal streams rather than M digitally precoded signal streams to the processing modules [23]. It offers a significant saving of baseband signal distribution throughput given  $M \gg U$  in DA and SA. The DAC, upconverter and RF signal processing are also included in the processing module. The digital signals from central processor are routed and recovered through Serializer/Deserializer (SerDes) sub-system in each of the processing modules. Note that the exact value of elements integrated in an IC affects system area and energy. But the discussion of that is beyond the scope of this work. The patch antenna is directly attached on the printed circuits board (PCB).

The illustration of distributed DA hardware implementation is shown in Figure 6. In the remaining of the paper, power consumption and cost estimation of DA system is based on design where each module contains  $K_{\text{DA}} = 8$  antenna elements and associated processing circuits. Each DA module contains SerDes, voltage controlled oscillator (VCO) within a phase-lock-loop (PLL), and RF-chains and T/Rx multiplexers. The power amplifiers for 5G mmW applications are expected to be built in non-silicon material, as shown in Section V-D and they are placed next of DA processing IC.

The illustration of SA implementation is illustrated in Figure 6. In SA, each module has processing circuits for  $K_{SA}$  antenna elements. Each of them contains SerDes, VCO and phase shifter networks.

There is no priori work on FH implementation with larger than 8 antennas. The RF signal routing is a challenging task in FH architecture, because the input signal for each antenna element is a combination of signals from all RF-chains. The most viable approach we could anticipate is illustrated in Figure 6. Opposite of DA and SA architectures, routing loss cannot be reduced by distributing RF-chains into a closer position, since





 $<sup>^4{\</sup>rm The}$  wavelength at 28 GHz band is 10.7 mm, 256 antennas in a square alignment with half-wavelength require at least 7327 mm².

their outputs are required to be delivered to entire PCB board. In the proposed design, each array module integrates a combining network and delivers the combined signal to nearby antenna elements. It also contains RF amplifiers to compensate for insertion loss during the RF signal routing and combining.

In all array architectures, routing digital baseband signal and RF signals plays a critical roles. We discuss associated challenge and solutions in the next subsections.

# B. BB Signal Distribution

The digitally precoded sample streams require to be routed into each processing module by serial-link transceivers in all array architectures. The state-of-the-art SerDes supports data rates over 50 Gb/s using PAM-4 signaling in wireline chip-to-chip communication. The specific design of SerDes system is beyond the scope of this work. In Section V, we use the specifications of ultra-high-speed transceivers.



and repetitions of elements (reps).

## C. RF Signal Distribution

Multiple circuit components introduce non-negligible insertion losses that need to be carefully handled by system designers.

- PCB and Inter-Connectors Loss: RF signal suffers from interconnect loss between the silicon chip RF ports and the antenna elements. The low-loss PCB board, such as RO 3000 series and 4000 series, 28 GHz signal have 1.25 dB/inch insertion. Besides, each IC chip require to be placed on organic or ceramic substrate (interposer) to distribute the chip ports to a ball-grid array and it has an additional 1–2 dB distribution loss. This implementation loss needs to be pre-compensated before the RF signal is fed into antenna.
- Intra-Chip Transmission Lines Losses: RF signal loss in silicon is significant at mmW band. According to [36], there is up to 0.6 dB/mm transmission line loss at 28 GHz. The length of transmission line is proportional to the IC size but exact value is determined by actual IC design. According to a 60 GHz array design [56], phase shifter and Wilkinson RF splitter take most of the IC area. The intra-chip routing loss can be roughly estimated by taking into account the required area of those components. With the practical components size in Section V, the loss in an SA module with  $K_{SA} = 32$  phase shifters is less than 1 dB but up to 3–4 dB for FH since each RF-chain distributes signals into hundreds of phase shifters that require dozens of millimeters square area.
- **•** *Power Splitters and Combiners Loss*: In the analog beamforming stage of SA and FH architectures, output signals of RF-chains need to be fed into phase shifter network for phase rotation. The Wilkinson power splitters are commonly used for such purpose [28], [29], [56]. Moreover, the fully-connected hybrid architecture uses same Wilkinson structure to combine multiple RF signals before power amplification. An ideal power splitter/combiner introduces 3 dB insertion loss in each of the one-to-two splitter (1:2) or two-to-one combiner (2:1) unit. Practical design often has an additional 1 dB implementation loss. It results in a  $4\log_2(K_{SA})$  dB power drop in the SA architecture. For FH architecture, the splitters and combiners introduce total  $4\log_2(N_{FH}M_{FH})$  dB loss.

All the above RF insertion losses lead to an reduced EIRP at the antenna and therefore need to be properly compensated. The detailed distribution budget in all architectures is discussed in Section. V-D.

## V. Hardware Power and Cost Modeling

In this section, we first provide the power and cost model of necessary circuits blocks based on a survey of the state-of-the-art circuits design and measurement. The power consumption contains DSP module for precoding, SerDes, mixed signal components, and RF components. Note that other hardware blocks such as power supply, active cooling may consume considerable power [57]. We omit them in this work since these are constant hardware overhead. Then, examples are provided for signal distribution budgets calculation in order to determine necessary RF amplifiers to compensate insertion loss. Finally, we summarize the total power and cost calculating formula for all architectures operating with different design parameters.

#### A. Digital Signal Processing Power

Due to large bandwidth, the array processing in the digital baseband needs to support such high throughput. The DSP for array processing mainly consumes power for digital precoding and digital signal routing. Note that tasks such as channel coding, higher layer processing in the communication standard stack are not included since they have equal power consumption for all architectures. Channel estimation and precoder computation are also omitted since they occur at time scale that is several orders of magnitude longer than symbol duration.

The DSP power estimation contains linear precoding and 4096 point inverse discrete Fourier transform<sup>5</sup> (FFT). The precoding requires multiplication of  $M \times U$ complex matrix with  $U \times 1$  complex vector. It has 6*UM* fixed points operations. Note that the number of operation does not change with different design choices of  $N_{\text{FFT}}$ , because the number of precoder slices in sub-carriers and symbol duration change. The latter consists of  $\log_2(N_{\text{FFT}}) = 12$  complex multiplication per sample per RF-chain, and it results in  $6 \times 12 \text{ M} \times \text{BW}$  operations per second. We use FOM<sub>DSP</sub> = 13 GOPS/mW in 40 nm CMOS as state-of-the-art fixed point digital computation efficiency [59]. As a consequence, the power consumption in the digital precoding is

$$P_{\text{Precoding}} = \frac{(6UM + 72 \text{ M}) \times \text{BW}}{\text{FOM}_{\text{DSP}}}$$
(12)

where BW is the signal bandwidth. The power consumption  $P_{\text{Precoding}}$  has unit Watt.

The power of SerDes system is modeled in the following equation

$$P_{\text{SerDes}} = \text{FOM}_{\text{SerDes}} \times \text{BW}_{\text{OS}} \times \text{ENOB} \times U$$
(13)

In the above, ENOB is the required precision in the digital precoding and DAC of mmW transmitter and its value is

<sup>&</sup>lt;sup>5</sup>We assume  $N_{\text{FFT}}$  = 4096 point IDFT for 850 MHz signal bandwidth to achieve 3GPP-specified subcarrier spacing 240 KHz [58].

determined according to the analysis in (11) and Figure 4.  $P_{\text{SerDes}}$  scales with the number of independent data stream U due to the distributed digital precoding. The figure-ofmerit of SerDes is adopted as FOM<sub>SerDes</sub> = 10 mW/(Gb/s) [60] in this work. Note here we use BW<sub>OS</sub> as the oversampled data rate after considering a factor of 2 oversampling ratio, i.e., BW<sub>OS</sub> = 1.7 GS/s.

# **B.** Power Model of Mixed Signal Components

In section III-D, we analyze the impact of DAC quantization in different array architecture. The DAC power consumption is mainly determined by the sampling frequency and effective number of bits. The total power consumption in each DAC is computed using the following equation

$$P_{\text{DAC}} = \text{FOM}_{\text{DAC}} \times (2^{\text{ENOB}} \times \text{BW}_{\text{OS}}) + P_{\text{buffer}}$$
(14)

where  $P_{\text{DAC}}$  has unit. BW<sub>OS</sub> and are similarly define in (13). The state-of-the-art specification of DAC is FOM<sub>DAC</sub> = 0.08 PJ/conversion [61]. A constant hardware overhead for signal amplification is modeled as  $P_{\text{buffer}} = 10 \text{ mW}$  for –14 dBm output signal power. Therefore further reducing precision has limited power saving benefits when  $P_{\text{buffer}}$  dominates.

## C. Power Model of RF Signal Components

In this section, we estimate the required power consumption in the RFIC, including the power for signal amplification and analog array processing for hybrid architecture. The components are phase shifter, local-oscillator using phase-lock-loop (PLL), mixer, RF amplifier for gain compensation, and the power amplifier for transmission.

- Local oscillator (LO) and mixer: The phase noise of an oscillator is inversely proportional to the power dissipated [23]. The state-of-the-art VCO design [62]-[65] facilitates phase noise lower than -110 dBc/Hz at 1 MHz by using less than 30 mW DC power consumption, and system performance is not affected by such noise specification [66]. Considering the required buffer at the output, the power consumption of VCO block can be  $P_{VCO} = 60 \text{ mW}$  for each element. Mixer can be made by active or passive devices. Practically, passive mixers are easier to implement and have better linearity and noise. Mixers require enough LO signal power to be driven. In this work, we select the input LO power to be at least -5 dBm and the power consumption of mixer is  $P_{\text{Mixer}} = 10 \text{ mW}$ . The total power consumption of LO is  $P_{\text{LO}} = 70 \text{ mW}$
- Phase shifter: RF phase shifting can be implemented in various ways, see [41] for a comprehensive survey. The state-of-the-art work uses reflective-type phase shifter (RTPS) and switch-type phase shifter (STPS) as main approaches of passive PS [29], [30], [67]–[69]. Such approaches use delay line with con-

trollable length to generate desired phase shifting. Although nearly zero DC power consumption is required, passive PS often has high insertion loss and large IC area due to the delay line. The active approach uses vector modulator (VM), which consists of variable gain amplifier in both In-Phase and Quadratic RF path to generate a complex gain as magnitude adjustment and phase shifting coefficient. VM requires active devices and has higher power consumption than STPS or RTPS. Meanwhile, VM requires less IC area [28], [56], [70]. In this work, we use VM for building block of hybrid architecture and the power model is  $P_{\rm PS} = 10$  mW with 2 dB gain.

## D. RF Signal Amplification Power

The RF signals amplification has two categories: gain compensation amplifier and power amplifier.

- *RF amplifier*: Gain compensation amplifiers are used to compensate insertion loss in the analog beamforming for hybrid architectures. As discussed in Section IV, hybrid architectures require to distribute up-converted RF signal into phase shifter networks. During this procedure, insertion loss is introduced in power splitter, transmission line and power combiner. These losses need to be properly compensated in order to deliver sufficient radiated signal power at the antenna. From the cost perspective, it is better to provide the gain before power splitting occurs since it requires fewer number of amplifiers. However, it raises the linearity concern of CMOS amplifier. As it is shown in the next subsection, a large hybrid array has more than 20 dB insertion loss in the distribution route and in order to pre-compensate such loss immediately after up-conversion leads to a severe nonlinear distortion in RF signals. A practical design typically places amplifiers in a hierarchical manner along RF signal distribution route [56]. Besides, the gain compensation amplifiers need to be carefully designed and their power consumption cannot be overlooked. The power model adopted in this work considers gain compensation amplifier design from [36], where each amplifier has up to 15 dB gain with  $P_{\text{Amp}} = 40 \text{ mW}$  power consumption. Note that active combining [28] is an alternative approach that combines RF signal in current mode using low-noise amplifiers. Although insertion loss can be avoided, there is power consumption in each combiner. We do not discuss this approach in details.
- Power amplifier (PA): Power amplifiers consume large amount of power in current base-stations operating in sub-6 GHz band. In the mmW BS system design there are two conflicting scaling direction. On one hand, the transmit power of each PA is

relaxed due to the use of massive antenna array for similar total power. On the other hand, the power amplifier efficiency is lower than those designed for sub-6 GHz band. In Figure 7, specifications of the state-of-the-art mmW power amplifier at 28 GHz are shown. Specifically, the power-added-efficiency (PAE) at saturated output power and associated saturated output power are presented. Different semiconductor technologies, e.g., CMOS, BiCMOS, Gallium Arsenide (GaAS), and Gallium Nitride (GaN) are included. The state-of-the-art CMOS or SiGe BiC-MOS PAs are not suitable due to the low saturated output power. Assuming 10 dB PAPR margin, even with an extremely large array of 1024 elements, the 46 dBm total transmitter power leads to 16 dBm output power for each element. Thus the PA is likely to require a saturation point of 26 dBm and this is a challenging target for PAs suitable for deployment in arrays. GaAs PAs are generally cheaper than GaN PAs and are expected for 5G array applications without operating in strongly nonlinear region. In the proposed PA power consumption model, a PA efficiency is  $\eta_{PA} = 0.185$  is adopted. Specifically, the calculation of PA efficiency is based on 0.3 peak PAE, 10 dB power back-off, and a Doherty PA architecture<sup>6</sup>. Accordingly, the power consumption in each PA element is

$$P_{\rm PA} = \frac{P^{\rm (out)}}{N\eta_{\rm PA}},\tag{15}$$

where the number of array elements N and output power  $P^{(out)}$  are from Figure 3 in each architecture.

# E. Summary of Specifications of Circuits Blocks for Transmitter Array Architectures

In Figure 8, we present the signal distribution budget example of three array architectures with 64 elements. Specifically, we focus on the insertion loss in PCB, silicon, and RF devices as modeled as in Section IV. There is more than 10 dB loss for every two stages of Wilkinson splitters/combiners plus associated transmission line. As a consequence, RF amplifiers can be placed to compensate such loss in SA as shown in Figure 8(b). For FH, multi-stage compensation is required to avoid saturation as shown in Figure 8(c). Such design is commonly adopted in implementation of phased array [56]. Moreover, a combining network in FH also needs similar design. For a splitting or combining network with  $N_{\text{wilk}}$  ports, we use an approximation number of  $\sum_{n=1}^{\infty} N_{\text{wilk}}/4^n \approx N_{\text{wilk}}/3$ amplifiers for simplicity. Therefore, FH requires a total  $UN_{\rm FH}/3$  amplifiers in both splitting and combining network. Moreover, for all architectures, we assume a 5 dBm signal strength is required at the input of PA [79], [80]. The output of each mixer is -6 dBm. For a Wilkinson splitter or combiner with  $N_{\text{wilk}}$  ports, a total  $N_{\text{wilk}} - 1$  splitting (1:2) or combining (2:1) units are required. As a consequence, the required number of Wilkinson units are  $(K_{\text{SA}}-1)N_{\text{SA}}/K_{\text{SA}}$  and  $U(N_{\text{FH}}-1)+N_{\text{FH}}(U-1)$  in the SA and FH architectures, respectively. A summary of specifications of circuits blocks, total number of blocks in each architectures, and required number of blocks per antenna element are summarized in Table III.

#### **VI. Comparison Results**

In this section, we present the power and hardware cost comparison among three architectures. Then, we discuss the scalability of these architectures for future trends. Specifically, we focus on the impact of increased throughput requirements and improved energy efficiency in digital computation due to silicon scaling.

# A. Power Consumption of mmW Array Architectures

The required power consumption in three use cases is presented in Figures 9 to 11. All designs meet the SE requirement and the quantizations in DSP, SerDes, DAC, and PS are optimized. We observe that the system





<sup>&</sup>lt;sup>6</sup>In Doherty PA, the PAE remain constant when the instantaneous output magnitude *a* is no more than 3 dB weaker than the peak magnitude *a*<sub>max</sub>, i.e., PAE(*a*) = PAE<sub>max</sub>, *a* ≥ *a*<sub>max</sub>/2. Otherwise, the PAE drops as a linear function of instantaneous output magnitude, i.e., PAE(*a*) =  $(2a/a_{max})$ PAE<sub>max</sub>, *a* < *a*<sub>max</sub>/2. Thus, the average efficiency is  $\eta_{\text{FA}} = \int_a f_A(a)$ PAE(*a*) da, where  $f_A(a)$  is the probability distribution of signal magnitude. When PAE<sub>max</sub> = 0.3 and the signal magnitude is Rayleigh distributed with average power 10 dB below the peak, PA efficiency is  $\eta_{\text{FA}} = 0.185$ .

power consumption is a concave function of array size except few exceptions that will be discussed in later paragraphs. The concavity comes from the trade-off between PA power and processing power in other circuits blocks for different antenna array sizes. In the figures, the range of antenna element number N for all scenarios is chosen to be close to green point, one that minimizes system power consumption.

Taking a closer look at Dense Urban MBB use case in Figure 9, we have the following conclusions. Firstly, DA and FH have similar green point of array size when the same number of streams U is used, while green point of SA is much larger. This is due to the inefficiency of array gain (5) when SA splits antenna with sub-groups. The exception occurs in SA with U = 32streams. When SA uses small antenna number and high multiplexing level, it effectively becomes a digital array. In fact, the green point for SA with U = 32 streams occurs at N = 32. It requires RF-chain to be connected to one antenna which makes SA a fully digital array.



In the rest of comparison discussion, we focus on regime where each RF-chain is connected to  $K_{SA} = 8$  antennas and do not further consider regime for N < 256 with U = 32streams. Secondly, increasing U reduces system power consumption in DA and SA. With the fixed N, increasing U reduces required transmit power and thus saves DC power of PA. Besides, increasing U does not require additional hardware resources except baseband precoding and SerDes throughput. With the benefits of quantization requirement reduction from Figure 4 and high DSP efficiency, the negative impact of additional hardware resources is marginal. Thirdly, the transmit power and power consumption of PA reduces when FH uses higher U, but the system does not necessarily benefits. Part of the reason is that power in other circuits blocks linearly scales with stream number and they become system bottleneck in high-U regime. Another important fact is that a power efficient design tends to reduce N to save processing power when U is increased. It implies FH needs to deal with higher interference from the increased beam-width. In fact, FH with N = 16 antennas cannot meet SE requirement when using U = 32 beams. At last, comparing with the best designs of all architectures, we conclude that DA is the most power efficient architecture. The best design of SA becomes DA and the best design of FH still requires 240% more power than DA.

The system power consumption in 50+Mbps Everywhere is shown in Figure 10. We have the following findings. Firstly, the benefits of using higher

Table II

the ben	etits	ot	usin
SECOND Q	UARTE	R 20	19

Summary of circu	its blocks in arr	ay architecture	s.						
Circuits Block	BB DSP	SerDes <sup>h</sup>	DAC	LO/Mixer	PS	Splitter/Combiner <sup>b</sup>	RF Amp. (IL Comp.)	RF Amp. (Pre-Driver)	РА
DC Power per Block	eq.(12)	eq.(13)	eq.(14)	60 + 10 mW	10 mW	1	40 mW	40 mW	eq.(15)
IC Area per Block (mm <sup>2</sup> )	Varies <sup>i</sup>	1.21 <sup>c</sup>	0.05 <sup>d</sup>	0.18 <sup>e</sup>	0.05 <sup>†</sup>	0.049	0.025 <sup>f</sup>	0.025 <sup>f</sup>	
Blocks in DA <sup>a</sup>	-	$N_{\rm DA}/K_{\rm DA}$	NDA			NDA		NDA	NDA
Blocks in SA <sup>a</sup>	-	Nsa/Ksa	$N_{\rm SA}/K_{\rm SA}$		NsA	$N_{ m SA}-N_{ m SA}/K_{ m SA}$	N <sub>SA</sub> /4	NsA	NsA
Blocks in FH	-		U		UNFH	$2N_{\rm FH}U-N_{\rm FH}-U$	2 <i>UN</i> FH/3	NFH	N <sub>FH</sub>
Blocks per DA Antenna	N/A	1/N <sub>DA</sub>	-		I	<del></del>	I	-	-
Blocks per SA <sup>a</sup> Antenna	N/A	1/K <sub>SA</sub>	$1/K_{SA}$		<del>.    </del>	$1-1/K_{SA}$	1/4	-	<del></del>
Blocks per FH Antenna	N/A	I	U/ N <sub>FH</sub>		U	2 <i>U</i> -1- <i>U</i> / <i>N</i> <sub>FH</sub>	2 <i>U</i> /3	-	÷
a. We do not focus on var b. It refers to a 1:2 or 2:1 c. We use 0.89 mm <sup>2</sup> [60] d. Specification is from [1 f. Specification is estimat g. Specification is estimat h. Assuming SerDes mod h. APrecoding = $\frac{(6UM + 72)}{FOM rss}$	ying the number of $\epsilon$ Wilkinson splitting o and 0.32 mm <sup>2</sup> [83] fi and the DAC has. (1) and the DAC has. (1) x with FOM <sub>16</sub> (2) x max.	elements in module. I combining unit. or scombining unit. or SerDes receiver a 8 bits precision and om [64] and 65 nm ( j]. 0.18 $\mu$ m BicMOS i j] and scaled by wav module define in Sec seama = 500 GOPS/m	$K_{DA} = 8$ and $K_{SA} = 16$ and transmitter respe- uses 28 nm fabrication SMOS fabrication is is used for fabricatio is used for fabricatio e-length due to its d ition. IV-A.	are treated as constan sctively. They are fabric ion.   lirect impact in Wilkiso ifrom [84] due to poter	ts. :ated in 28 nm and n divider. ntial advanced CMC	16 nm CMOS. )S process.			

multiplexing are not as prominent as in MBB case. According to Section 3 and corresponding analysis, it is mainly caused by smaller target SINR relaxation by reducing U. In fact, SA requires to use higher transmit power and thus DC power of PA. Secondly, large array size N is required for power efficient system. Overall, system requires more hardware and power consumption than in Dense Urban MBB and it implies the intrinsic disadvantage of mmW to provide ubiquitous connection even in small cell size. At last, DA remains the most efficient architecture while the best design of hybrid architecture requires nearly 50% more power. This is a surprising result. One may expects that hybrid architecture outperforms DA when system is optimized for beamforming rather than multiplexing in this NLOS environment. With U = 2, we do observe comparable power consumption. However, DA further reduces its power by levering on increasing U with negligible additional processing power consumption. Hybrid architectures either require higher transmit power, e.g., SA, or excessive processing power, e.g., FH, to increase U.

The only use case in our survey that hybrid architectures outperform DA is Self-backhauling where multiplexing level is limited due to point-to-point communication environment of LOS channel. In Figure 10, the DA requires 18% more power as compared to hybrid architectures. This small power margin is due to the fact that



**Figure 9.** Total power consumption for three architectures operating in the Dense Urban MBB use case. For each array architecture with varying array size, other design parameters are chosen according the analysis in Section III and 58.8 bps/Hz SE target demands are guaranteed in the corresponding LOS environment listed in Table II.

the DA requires nearly 4 bits smaller quantization than hybrid architectures according to Figure 4 and it prevents excessive power consumption in BB precoding, SerDes and DAC. Overall in this use case, the SA and FH have similar power consumption. In fact, SA and FH have the same the number of phase shifters when using same number of antenna elements. The difference between them lies in the power consumption of signal routing. The SA has more RF-chains than FH and therefore SA requires more power in high precision DAC and VCOs. The FH has only one RF-chain but it requires more power for RF signal distribution than SA. In Figure 9 to 11, DAC and BB precoding power has small proportion in the DA system, even when high multiplexing or large array size is used. Part of the reason is the ENOB requirement relaxation according to Section III. A more important factor is the DSP energy efficiency. Our study is based on the assumption that baseband processing is implemented on application-specific integrated circuits (ASIC). In deploying mmW DA, programmable DSP or Field-Programmable Gate Array (FPGA) based BB processor provide flexibility of reconfiguring BB precoding scheme, with the cost of order-of-magnitude more power consumption [84]. In Figure 12, the system power of all



**Figure 10.** Total power consumption for three architectures operating in the 50+Mbps Everywhere use case. For each array architecture with varying array size, other design parameters are chosen according the analysis in Section III and 4.7 bps/Hz SE target demands are guaranteed in the corresponding NLOS environment listed in Table II.

architectures are compared when different DSP efficiencies are used. Throughout all cases, all design parameters are optimized such that lowest power consumed in reaches SE target, and the required array size N and multiplexing level U is labeled in the figure. We have the following findings. Firstly, DA is most sensitive to the decreased DSP efficiency. An efficient design would use smaller array size when BB precoding becomes bottleneck since it effectively reduces DSP burden. SA is less sensitive due to a much smaller number of RF-chains except in Dense Urban MBB where SA effective behaves as a digital array. FH is least sensitive to DSP efficiency. Secondly, with 3.2 mW/GOPS, a FOM that can be reached by reconfigurable digital processor using 90 to 130 nm process [84], DA remains the best architecture in Dense Urban MBB. In the rest use cases, DA becomes less competitive in terms of power consumption.

# B. IC Areas and Cost of mmW Array Architectures

In Figure 13, the required IC area is presented as a function of array size. Note that increasing the multiplexing capability forces DA to have more powerful and larger DSP, and it also forces FH to have more RF-chain and complicated distribution network. Since maximum multiplexing of U = 16 does not significantly affect the optimal design for power consumption, we use U = 16 for DA and FH while U = 32 for SA. As shown in the figure, the largest contributor in DA area is the DSP, which is expected to be further reduced so long as Moore Law



**Figure 11.** Total power consumption for three architectures operating in the Self-backhauling use case. For each array architecture with varying array size, other design parameters are chosen according the analysis in Section III and 11.8 bps/Hz SE target demands are guaranteed in the corresponding LOS environment listed in Table II.



**Figure 12.** System power consumption with different DSP energy efficiency in the unit of mW/GOPS. In all cases, optimal design parameters that reach SE target with lowest power consumption are chosen. The optimal antenna number N of multiplexing level U are labeled insider brackets  $\{N, U\}$  which are adjacent to corresponding data markers of system power consumption.

reduces silicon area. SA remains competitive in IC area with DA. However, the cost of PAs, which is likely to be fabricated with other material, is likely to require additional cost for SA due to the requirement of larger antenna number for power efficiency. FH requires the largest IC area due to the full connection nature between RF-chains and large number of antenna elements.

## VII. Discussions on Open Research Challenges

Admittedly, the power and IC area analysis for three array architectures provided are preliminary estimates based on the surveyed literature. In particular, the effect of the extra digital processing on power consumption and area depends on actual design and is hard to analyze at this point. Besides, some open research questions remain and were not covered in this paper. First one is the issues of synchronization among large number of array elements. In the centralized LO distribution architecture, each element re-generates clock from the same references but global LO distribution may not be area and energy efficient [85]. Under distributed LO scheme, independent LOs help reduce impact of phase noise [86] but system needs to be calibrated periodically to avoid loss of coherency across elements. Second issue is related to compensation of PA nonlinearity. Digital predistortion (DPD) is important in massive transmitter array design. Conventionally, DPD is designed for DA where DSP is implemented for each pair of transmitter chain and PA. Due to increased processing and power of DPD, the overall gains in power efficiency for large number antenna arrays need to be analyzed and optimized. DPD for SA [87], [88] and FH [89] are actively investigated by researchers. Thirdly, other design variations, including phase-and-magnitude analog precoder and active RF splitter and combiner [90] can help reduce the complexity and power consumption of the hybrid arrays. Lastly, our survey reveals the benefits of using high multiplexing level for power saving in the hardware. However, high multiplexing brings additional burden in higher layers of system, e.g., network layer faces more challenges to schedule users with non-overlapping propagation paths, and their impact needs to be incorporated in more comprehensive study.

In this work, we reveal that the conventional belief that hybrid array architecture is more cost and energy efficient than digital architecture is not necessarily true when comprehensive hardware block is modeled and system adopts optimized design parameters. Similar findings were reported for the receiver array during the period when this work is written [91], [92]. It is worth noting that these works, including ours, focus on the additive uniformly distributed quantization error model and



linear MIMO processing model. However, such quantization error model becomes less precise when data samples and quantization error are correlated, which occurs when data converters have significantly small number of bits. Besides, linear MIMO processing is not optimal. In fact, in the receiver array a variety of nonlinear combining and decoding algorithms are proposed, e.g., successive interference cancellation based combining [25], approximate message passing [93]. Besides, the precision requirement of DAC and analog-to-digital (ADC) devices are strongly dependent on processing algorithms, e.g., algorithm tailored for 1-bit ADC [94]. It remains open research question how to use advanced signal processing to further reduce power consumption and cost of mmW array.

The Matlab code for simulation and data for system level power comparison is released in [95] for readers that are interested in results with different design choices and hardware specifications.

## **VIII. Conclusion**

Implementation of energy and cost efficient massive antenna array transmitters is one of the major challenges in deploying mmW networks in the 5G era. In this work, we study and compare three array architecture candidates, digital architecture and two variation of analog-digital hybrid architectures, and discuss various hardware design trade-offs in their implementation. The analysis and comparison are based on the modeling of required power and IC area of circuits blocks, derived from the state-ofthe-art mmW circuits design and measurement results. We compare three array architectures when their design parameters are optimized to meet the spectral efficiency targets in three representative 5G-NR use cases. The results show that digital architecture is the most efficient in terms of power and IC area. The key intuition behind this finding is that digital array architecture can effectively save system power and area by levering high multiplexing gains due to digital precoding of multiple spatial streams, which effectively reduces requirements for array size, transmit power, and hardware specifications of the RF-chains. On the other hand, the hybrid architectures require additional power to support more simultaneous spatial beams. We reveal that the bottleneck of hybrid architectures is the RF signal distribution network in RF beamforming stage. Furthermore, additional transmit power is required in sub-array architecture to compensate for the array splitting loss.

## Acknowledgment

This work is partially supported by National Science Foundation through grant 1718742. This work was also supported in part by the ComSenTer and CONIX Research Center, two of six centers in JUMP, a Semiconductor Research Corporation (SRC) program sponsored by DARPA. Authors would like to acknowledge Dr. Jefferey Lee and Dr. Yan Zhao for their helpful comments and discussions.



**Han Yan** (S'13) received the B. E. degree in Information Engineering from Zhejiang University, Hangzhou, China in 2013, and the M.S. degree in Electrical Engineering from University of California, Los Angeles, CA, USA in 2015. He is cur-

rently pursuing the Ph.D. at the University of California, Los Angeles, CA, USA. His research interests includes signal processing for millimeter-wave communications, cognitive radio, and coordinated wireless communications.



**Sridhar Ramesh** (M'01) is Senior Director in Communication System Engineering at Maxlinear, developing architectures and algorithms for broadband communications IC's and systems. He received a B.Tech. degree in Electronics

and Communications Engineering from the Indian Institute of Technology, Madras, India, an M.E. degree in Electrical Communication Engg from the Indian Institute of Science, Bangalore, India, and a Ph.D. degree in Computer Science from North Carolina State University.

**Timothy Gallagher** (M'05) received the B.S. degree in electrical engineering and computer science from the University of Colorado, Boulder, and the M.S. degree in electrical engineering, specializing in signal processing, from the University of Southern California, Los Angeles, in 1982 and 1988, respectively. He is currently a Vice President of communication systems with MaxLinear, Inc., Carlsbad, CA. His current research interests include efficient implementation of signal processing algorithms and digital communication.

**Curtis Ling** (SM'02) received the B.S. degree in electrical engineering from the California Institute of Technology, Pasadena, and the M.S. and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor. He is a Co-Founder of MaxLinear, Inc., Carlsbad, CA, where he has been the Chief Technical Officer since April 2006, was the Chief Financial Officer from 2004 to 2006, and was a Consultant from 2003 to 2004. He was a Principal Engineer with Silicon Wave, Inc., from 1999 to 2003. He was a Professor with the Hong Kong University of Science and Technology, Hong Kong, from 1993 to 1999.



**Danijela Cabric** is Professor in Electrical and Computer Engineering at University of California, Los Angeles. She earned MS degree in Electrical Engineering in 2001, UCLA and Ph.D. in Electrical Engineering in 2007, UC Berkeley,

Dr. Cabric received the Samueli Fellowship in 2008, the Okawa Foundation Research Grant in 2009, Hellman Fellowship in 2012 and the National Science Foundation Faculty Early Career Development (CAREER) Award in 2012. She is now Associated Editor of IEEE Transactions of Cognitive Communications and Networking and IEEE Transactions of Wireless Communications. Her research interests include novel radio architecture, signal processing, and networking techniques for cognitive radio, 5G and massive MIMO systems. She is Senior Member of IEEE and IEEE ComSoc Distinguished Lecturer.

## References

[1] F. Boccardi, R. W. Heath, A. Lozano, T. L. Marzetta, and P. Popovski, "Five disruptive technology directions for 5G," *IEEE Commun. Mag.*, vol. 52, no. 2, pp. 74–80, Feb. 2014.

[2] Z. Pi and F. Khan, "An introduction to millimeter-wave mobile broadband systems," *IEEE Commun. Mag.*, vol. 49, no. 6, pp. 101–107, June 2011. [3] FCC, Fact sheet: spectrum frontiers proposal to identify, open up vast amounts of new high-band spectrum for next generation (5G) wireless broadband, July 2016. [Online]. Available: https://apps.fcc.gov/ edocs\_public/attachmatch/DOC-339990A1.pdf

[4] J. G. Andrews et al., "What will 5G be?" *IEEE J. Sel. Areas Commun.*, vol. 32, no. 6, pp. 1065–1082, June 2014.

[5] A. Ghosh et al., "Millimeter-wave enhanced local area systems: a high-data-rate approach for future wireless networks," *IEEE J. Sel. Areas Commun.*, vol. 32, no. 6, pp. 1152–1163, June 2014.

[6] S. Rangan, T. S. Rappaport, and E. Erkip, "Millimeter-wave cellular wireless networks: potentials and challenges," *Proc. IEEE*, vol. 102, no. 3, pp. 366–385, Mar. 2014.

[7] T. S. Rappaport et al., "Millimeter wave mobile communications for 5G cellular: it will work!" *IEEE Access*, vol. 1, pp. 335–349, May 2013. doi: 10.1109/ACCESS.2013.2260813

[8] R. Baldemair et al., "Ultra-dense networks in millimeter-wave frequencies," *IEEE Commun. Mag.*, vol. 53, no. 1, pp. 202–208, Jan. 2015.

[9] N. Bhushan et al., "Network densification: the dominant theme for wireless evolution into 5G," *IEEE Commun. Mag.*, vol. 52, no. 2, pp. 82–89, Feb. 2014.

[10] 3GPP, LTE-Advanced, June 2013. [Online]. Available: http://www.3gpp.org/technologies/keywords-acronyms/97-lte-advanced

[11] C. Shepard et al., "Argos: practical many-antenna base stations," in *Proc. 18th Annu. Int. Conf. Mobile Computing and Networking, ser. Mobicom* '12, 2012, pp. 53–64.

[12] F. Rusek et al., "Scaling up MIMO: opportunities and challenges with very large arrays," *IEEE Signal Process. Mag.*, vol. 30, no. 1, pp. 40–60, Jan. 2013.

[13] A. L. Swindlehurst, E. Ayanoglu, P. Heydari, and F. Capolino, "Millimeter-wave massive MIMO: the next wireless revolution?" *IEEE Commun. Mag.*, vol. 52, no. 9, pp. 56–62, Sept. 2014.

[14] A. Alkhateeb, J. Mo, N. Gonzalez-Prelcic, and R. W. Heath, "MIMO precoding and combining solutions for millimeter-wave systems," *IEEE Commun. Mag.*, vol. 52, no. 12, pp. 122–131, Dec. 2014.

[15] S. Han, C.-L. I, Z. Xu, and C. Rowell, "Large-scale antenna systems with hybrid analog and digital beamforming for millimeter wave 5G," *IEEE Commun. Mag.*, vol. 53, no. 1, pp. 186–194, Jan. 2015.

[16] J. S. Herd and M. D. Conway, "The evolution to modern phased array architectures," *Proc. IEEE*, vol. 104, no. 3, pp. 519–529, Mar. 2016.
[17] X. Zhang, A. F. Molisch, and S.-Y. Kung, "Variable-phase-shift-based RF-baseband codesign for MIMO antenna selection," *IEEE Trans. Signal Process.*, vol. 53, no. 11, pp. 4091–4103, Nov. 2005.

[18] R. W. Heath, N. Gonzlez-Prelcic, S. Rangan, W. Roh, and A. M. Sayeed, "An overview of signal processing techniques for millimeter wave MIMO systems," *IEEE J. Sel. Topics Signal Process.*, vol. 10, no. 3, pp. 436–453, Apr. 2016.

[19] M. Xiao et al., "Millimeter wave communications for future mobile networks," *IEEE J. Sel. Areas Commun.*, vol. 35, no. 9, pp. 1909–1935, Sept. 2017.

[20] A. F. Molisch et al., "Hybrid beamforming for massive MIMO: a survey," *IEEE Commun. Mag.*, vol. 55, no. 9, pp. 134–141, Sept. 2017.

[21] S. Kutty and D. Sen, "Beamforming for millimeter wave communications: an inclusive survey," *IEEE Commun. Surveys Tuts.*, vol. 18, no. 2, pp. 949–973, 2016.

[22] 5GPPP, D5.2 Final multi-node and multi-antenna transmitter and receiver architectures and schemes, June 2017. [Online]. Available: https://https://5g-mmmagic.eu/results/#deliverables

[23] A. Puglielli et al., "Design of energy- and cost-efficient massive MIMO arrays," *Proc. IEEE*, vol. 104, no. 3, pp. 586–606, Mar. 2016.

[24] S. He, C. Qi, Y. Wu, and Y. Huang, "Energy-efficient transceiver design for hybrid sub-array architecture MIMO systems," *IEEE Access*, vol. 4, pp. 9895–9905, 2016. doi: 10.1109/ACCESS.2017.2649539

[25] X. Gao, L. Dai, S. Han, C.-L. I, and R. W. Heath, "Energy-efficient hybrid analog and digital precoding for mmwave MIMO systems with large antenna arrays," *IEEE J. Sel. Areas Commun.*, vol. 34, no. 4, pp. 998–1009, Apr. 2016.

[26] C. G. Tsinos, S. Maleki, S. Chatzinotas, and B. Ottersten, "On the energy-efficiency of hybrid analog-digital transceivers for single- and multi-carrier large antenna array systems," *IEEE J. Sel. Areas Commun.*, vol. 35, no. 9, pp. 1980–1995, Sept. 2017.

[27] E. Bjrnson, M. Matthaiou, and M. Debbah, "Massive MIMO with non-ideal arbitrary arrays: hardware scaling laws and circuit-aware design," *IEEE Trans. Wireless Commun.*, vol. 14, no. 8, pp. 4353–4368, Aug. 2015.

[28] S. Mondal, R. Singh, A. I. Hussein, and J. Paramesh, "A 25–30 GHz 8-antenna 2-stream hybrid beamforming receiver for MIMO communication," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, June 2017, pp. 112–115.

[29] U. Kodak and G. M. Rebeiz, "Bi-directional flip-chip 28 GHz phasedarray core-chip in 45 nm CMOS SOI for high-efficiency high-linearity 5G systems," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, June 2017, pp. 61–64.

[30] J. Han, J. Kim, J. Park, and J. Kim, "A Ka-band 4-ch bi-directional CMOS T/R chipset for 5G beamforming system," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, June 2017, pp. 41–44.

[31] L. Wu, H. F. Leung, A. Li, and H. C. Luong, "A 4-element 60-GHz CMOS phased-array receiver with beamforming calibration," *IEEE Trans. Circuits Syst. I*, vol. 64, no. 3, pp. 642–652, Mar. 2017.

[32] G. Mangraviti et al., "A 4-antenna-path beamforming transceiver for 60 GHz multi-Gb/s communication in 28 nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Jan. 2016, pp. 246–247.

[33] M. Boers et al., "A 16TX/16RX 60 GHz 802.11ad chipset with single coaxial interface and polarization diversity," *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 3031–3045, Dec. 2014.

[34] E. Cohen, M. Ruberto, M. Cohen, O. Degani, S. Ravid, and D. Ritter, "A CMOS bidirectional 32-element phased-array transceiver at 60 GHz with LTCC antenna," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 3, pp. 1359–1375, Mar. 2013.

[35] B. Sadhu et al., "A 28 GHz 32-element phased-array transceiver IC with concurrent dual polarized beams and 1.4° beam-steering resolution for 5G communication," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2017, pp. 128–129.

[36] S. Zihir, O. D. Gurbuz, A. Karroy, S. Raman, and G. M. Rebeiz, "A 60 GHz single-chip 256-element wafer-scale phased array with EIRP of 45 dBm using sub-reticle stitching," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, May 2015, pp. 23–26.

[37] B. H. Ku, O. Inac, M. Chang, H. H. Yang, and G. M. Rebeiz, "A highlinearity 76–85-GHz 16-element 8-transmit/8-receive phased-array chip with high isolation and flip-chip packaging," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 10, pp. 2337–2356, Oct. 2014.

[38] A. Valdes-Garcia et al., "A fully-integrated dual-polarization 16-element W-band phased-array transceiver in SiGe BiCMOS," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, June 2013, pp. 375–378.

[39] K. J. Maalouf and E. Lier, "Theoretical and experimental study of interference in multibeam active phased array transmit antenna for satellite communications," *IEEE Trans. Antennas Propag.*, vol. 52, no. 2, pp. 587–592, Feb. 2004.

[40] M. Banu, "HDAAS: an efficient massive-MIMO technology," in *Brooklyn 5G Summit 2017*, 2017. [Online]. Available: https://ieeetv.ieee. org/channels/communications

[41] A. S. Y. Poon and M. Taghivand, "Supporting and enabling circuits for antenna arrays in wireless communications," *Proc. IEEE*, vol. 100, no. 7, pp. 2207–2218, July 2012.

[42] B. Yang, Z. Yu, J. Lan, R. Zhang, J. Zhou, and W. Hong, "Digital beamforming-based massive MIMO transceiver for 5G millimeter-wave communications," *IEEE Trans. Microw. Theory Techn.*, vol. 66, no. 7, pp. 3403–3418, July 2018.

[43] R. Mndez-Rial, C. Rusu, N. Gonzlez-Prelcic, A. Alkhateeb, and R. W. Heath, "Hybrid MIMO architectures for millimeter wave communications: phase shifters or switches?" *IEEE Access*, vol. 4, pp. 247–267, 2016.

[44] J. Brady, N. Behdad, and A. M. Sayeed, "Beamspace MIMO for millimeter-wave communications: system architecture, modeling, analysis, and measurements," *IEEE Trans. Antennas Propag.*, vol. 61, no. 7, pp. 3814–3827, July 2013.

[45] 5GPPP, D1.1 Use case characterization, KPIs and preferred suitable frequency ranges for future 5G systems between 6 GHz and 100 GHz, Nov. 2017. [Online]. Available: https://https://5g-mmmagic.eu/results/#deliverables

[46] 3GPP, TR 38.913 Study on scenarios and requirements for next generation access technologies, Sept. 2016. [Online]. Available: http://www.3gpp.org/DynaReport/38913.htm

[47] Z. Wang, M. Li, X. Tian, and Q. Liu, "Iterative hybrid precoder and combiner design for mmWave multiuser MIMO systems," *IEEE Commun. Lett.*, vol. 21, no. 7, pp. 1581–1584, July 2017.

[48] L. Zhao, D. W. K. Ng, and J. Yuan, "Multi-user precoding and channel estimation for hybrid millimeter wave systems," *IEEE J. Sel. Areas Commun.*, vol. 35, no. 7, pp. 1576–1590, July 2017.

[49] Y. Ghasempour, C. R. C. M. da Silva, C. Cordeiro, and E. W. Knightly, "IEEE 802.11ay: next-generation 60 GHz communication for 100 Gb/s Wi-Fi," *IEEE Commun. Mag.*, vol. 55, no. 12, pp. 186–192, Dec. 2017.

[50] Z. Pi, J. Choi, and R. Heath, "Millimeter-wave gigabit broadband evolution toward 5G: fixed access and backhaul," *IEEE Commun. Mag.*, vol. 54, no. 4, pp. 138–144, Apr. 2016.

[51] 3GPP, TR 38.900 Study on channel model for frequency spectrum above 6 GHz, July 2017. [Online]. Available: http://www.3gpp.org/ DynaReport/38900.htm

[52] Y. Azar et al., "28 GHz propagation measurements for outdoor cellular communications using steerable beam antennas in New York city," in *Proc. IEEE Int. Conf. Communications*, June 2013, pp. 5143–5147. [53] C. B. Peel, B. M. Hochwald, and A. L. Swindlehurst, "A vector-perturbation technique for near-capacity multiantenna multiuser communication-part I: channel inversion and regularization," *IEEE Trans. Commun.*, vol. 53, no. 1, pp. 195–202, Jan. 2005.

[54] A. Alkhateeb, G. Leus, and R. W. Heath, "Limited feedback hybrid precoding for multi-user millimeter wave systems," *IEEE Trans. Wireless Commun.*, vol. 14, no. 11, pp. 6481–6494, Nov. 2015.

[55] Y. Ghasempour, N. Prasad, M. Khojastepour, and S. Rangarajan, "Novel combinatorial results on downlink MU-MIMO scheduling with applications," in *Proc. 13th Annu. Conf. Wireless On-demand Network Systems and Services*, Feb. 2017, pp. 152–159.

[56] S. Zihir, O. D. Gurbuz, A. Kar-Roy, S. Raman, and G. M. Rebeiz, "60-GHz 64- and 256-elements wafer-scale phased-array transmitters using full-reticle and subreticle stitching techniques," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 12, pp. 4701–4719, Dec. 2016.

[57] G. Auer et al., "How much energy is needed to run a wireless network?" *IEEE Wireless Commun.*, vol. 18, no. 5, pp. 40–49, Oct. 2011.

[58] 3GPP, NR; Overall description; Stage-2, 3rd generation partnership project (3GPP), TS 38.300, Dec. 2017. [Online]. Available: http:// www.3gpp.org/DynaReport/38300.htm

[59] F.-L. Yuan and D. Markovi, "A 13.1GOPS/mW 16-core processor for software-defined radios in 40 nm CMOS," in *Proc. Symp. VLSI Circuits Digest Tech. Papers*, June 2014, pp. 1–2.

[60] D. Cui et al., "3.2 A 320 mW 32 Gb/s 8b ADC-based PAM-4 analog front-end with programmable gain control and analog peaking in 28 nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Jan. 2016.

[61] A. Nazemi et al., "A 36 Gb/s PAM4 transmitter using an 8b 18 Gs/s DAC in 28 nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. Digest Tech. Papers*, Feb. 2015, pp. 1–3.

[62] M. Ferriss, B. Sadhu, A. Rylyakov, H. Ainspan, and D. Friedman, "A 13.1-to-28 GHz fractional-N PLL in 32 nm SOI CMOS with a Delta–Sigma noise-cancellation scheme," in *Proc. IEEE Int. Solid-State Circuits Conf. Digest Tech. Papers*, Feb. 2015, pp. 1–3.

[63] S. Ek, T. Phlsson, A. Carlsson, A. Axholt, A. K. Stenman, and H. Sjland, "A 16–20 GHz LO system with 115 fs jitter for 24–30 GHz 5G in 28 nm FD-SOI CMOS," in *Proc. 43rd IEEE European Solid State Circuits Conf.*, Sept. 2017, pp. 251–254.

[64] W. El-Halwagy, A. Nag, P. Hisayasu, F. Aryanfar, P. Mousavi, and M. Hossain, "A 28 GHz quadrature fractional-N synthesizer for 5G mobile communication with less than 100 fs jitter in 65 nm CMOS," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, May 2016, pp. 118–121.

[65] M. Ferriss, A. Rylyakov, J. A. Tierno, H. Ainspan, and D. J. Friedman, "A 28 GHz hybrid PLL in 32 nm SOI CMOS," *IEEE J. Solid-State Circuits*, vol. 49, no. 4, pp. 1027–1035, Apr. 2014.

[66] R. Krishnan et al., "Linear massive MIMO precoders in the presence of phase noise: a large-scale analysis," *IEEE Trans. Veh. Technol.*, vol. 65, no. 5, pp. 3057–3071, May 2016.

[67] R. Garg and A. S. Natarajan, "A 28-GHz low-power phased-array receiver front-end with 360° RTPS phase shift range," *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 11, pp. 4703–4714, Nov. 2017.

[68] G. S. Shin et al., "Low insertion loss, compact 4-bit phase shifter in 65 nm CMOS for 5G applications," *IEEE Microw. Compon. Lett.*, vol. 26, no. 1, pp. 37–39, Jan. 2016.

[69] F. Meng, K. Ma, K. S. Yeo, and S. Xu, "A 57-to-64-GHz 0.094-mm2 5-bit passive phase shifter in 65-nm CMOS," *IEEE Trans. VLSI Syst.*, vol. 24, no. 5, pp. 1917–1925, May 2016.

[70] W. Shin and G. M. Rebeiz, "60 GHz active phase shifter using an optimized quadrature all-pass network in 45 nm CMOS," in *Proc. IEEE/MTT-S Int. Microwave Symp. Digest*, June 2012, pp. 1–3.

[71] S. Shakib, M. Elkholy, J. Dunworth, V. Aparin, and K. Entesari, "A wideband 28 GHz power amplifier supporting 8 by 100 MHz carrier aggregation for 5G in 40 nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2017, pp. 44–45.

[72] B. Moret, V. Knopik, and E. Kerherve, "A 28 GHz self-contained power amplifier for 5G applications in 28 nm FD-SOI CMOS," in *Proc. IEEE 8th Latin American Symp. Circuits Systems*, Feb. 2017, pp. 1–4.

[73] S. Shakib, H. C. Park, J. Dunworth, V. Aparin, and K. Entesari, "A highly efficient and linear power amplifier for 28-GHz 5G phased array radios in 28-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 51, no. 12, pp. 3020–3036, Dec. 2016.

[74] B. Park et al., "Highly linear mm-Wave CMOS power amplifier," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 12, pp. 4535–4544, Dec. 2016.

[75] A. Sarkar and B. A. Floyd, "A 28-GHz harmonic-tuned power amplifier in 130-nm SiGe BiCMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 2, pp. 522–535, Feb. 2017.

[76] A. Sarkar, F. Aryanfar, and B. A. Floyd, "A 28-GHz SiGe BiCMOS PA with 32% efficiency and 23-dBm output power," *IEEE J. Solid-State Circuits*, vol. 52, no. 6, pp. 1680–1686, June 2017.

[77] K. Kim and C. Nguyen, "A 16.5–28 GHz 0.18-um BiCMOS power amplifier with flat 19.4 pm 1.2 dBm output power," *IEEE Microw. Compon. Lett.*, vol. 24, no. 2, pp. 108–110, Feb. 2014.

[78] D. P. Nguyen, B. L. Pham, and A. V. Pham, "A compact 29% PAE at 6 dB power back-off E-mode GaAs pHEMT MMIC doherty power amplifier at Ka-band," in *Proc. IEEE MTT-S Int. Microwave Symp.*, June 2017, pp. 1683–1686.

[79] Qorvo, Datasheet of TGA4544-SM, Oct. 2017. [Online]. Available: http://www.gorvo.com/products/p/TGA4544-SM

[80] Analog-Devices, Datasheet of HMC1132, 2016. [Online]. Available: http://www.analog.com/en/products/rf-microwave/rf-amplifiers/power-amplifiers/hmc1132.html/product-overview

[81] K. Fujii, "Low cost Ka-band 7 W GaAs PHEMT based HPA with GaN PHEMT equivalent performance," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, May 2015, pp. 207–210.

[82] S. Din, M. Wojtowicz, and M. Siddiqui, "High power and high efficiency Ka band power amplifier," in *Proc. IEEE MTT-S Int. Microwave Symp.*, May 2015, pp. 1–4.

[83] Y. Frans et al., "3.7 A 40-to-64 Gb/s NRZ transmitter with supplyregulated front-end in 16 nm FinFET," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Jan. 2016, pp. 68–70.

[84] F. Yuan, C. C. Wang, T. Yu, and D. Markovi, "A multi-granularity FPGA with hierarchical interconnects for efficient and flexible mobile computing," *IEEE J. Solid-State Circuits*, vol. 50, no. 1, pp. 137–149, Jan. 2015.

[85] R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," *Proc. IEEE*, vol. 89, no. 4, pp. 490–504, Apr. 2001.

[86] A. Pitarokoilis, E. Bjrnson, and E. G. Larsson, "Performance of the massive MIMO uplink with OFDM and phase noise," *IEEE Commun. Lett.*, vol. 20, no. 8, pp. 1595–1598, Aug. 2016.

[87] M. Abdelaziz, L. Anttila, A. Brihuega, F. Tufvesson, and M. Valkama, "Digital predistortion for hybrid MIMO transmitters," *IEEE J. Sel. Topics Signal Process.*, vol. 12, no. 3, pp. 445–454, June 2018.

[88] X. Liu et al., "Beam-oriented digital predistortion for 5G massive MIMO hybrid beamforming transmitters," *IEEE Trans. Microw. Theory Techn.*, vol. 66, no. 7, pp. 3419–3432, July 2018.

[89] H. Yan and D. Cabric, "Digital predistortion for hybrid precoding architecture in millimeter-wave massive MIMO systems," in *Proc. IEEE Int. Conf. Acoustics, Speech and Signal Processing,* Mar. 2017, pp. 3479–3483.
[90] Y. Yu, P. G. M. Baltus, A. de Graauw, E. van der Heijden, C. S. Vaucher, and A. H. M. van Roermund, "A 60 GHz phase shifter integrated with LNA and PA in 65 nm CMOS for phased array systems," *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1697–1709, 2010.

[91] W. B. Abbas, F. Gomez-Cuba, and M. Zorzi, "Millimeter wave receiver efficiency: a comprehensive comparison of beamforming schemes with low resolution ADCs," *IEEE Trans. Wireless Commun.*, vol. 16, no. 12, pp. 8131–8146, Dec. 2017.

[92] K. Roth, H. Pirzadeh, A. L. Swindlehurst, and J. A. Nossek, "A comparison of hybrid beamforming and digital beamforming with lowresolution ADCs for multiple users and imperfect CSI," *IEEE J. Sel. Topics Signal Process.*, vol. 12, no. 3, pp. 484–498, June 2018.

[93] C. K. Wen, C. J. Wang, S. Jin, K. K. Wong, and P. Ting, "Bayes-optimal joint channel-and-data estimation for massive MIMO with low-precision ADCs," *IEEE Trans. Signal Process.*, vol. 64, no. 10, pp. 2541–2556, May 2016.

[94] J. Mo, A. Alkhateeb, S. Abu-Surra, and R. W. Heath, "Hybrid architectures with few-bit ADC receivers: achievable rates and energy-rate tradeoffs," *IEEE Trans. Wireless Commun.*, vol. 16, no. 4, pp. 2274–2287, Apr. 2017.

[95] H. Yan, Matlab simulation and data sheet for millimeterwave transmitter array architecture comparison, 2018. [Online]. Available: https:// github.com/yhaddint/MillimeterWaveTxArrayComparison