

# Sputtered Aluminum Oxide and $p^+$ Amorphous Silicon Back-Contact for Improved Hole Extraction in Polycrystalline $\text{CdSe}_x\text{Te}_{1-x}$ and $\text{CdTe}$ Photovoltaics

Adam Danielson<sup>1</sup>, Amit Munshi<sup>1</sup>, Arthur Onno<sup>2</sup>, William Weigand<sup>2</sup>, Anna Kindvall<sup>1</sup>, Carey Reich<sup>1</sup>, Zhengshan J. Yu<sup>2</sup>, Jianwei Shi<sup>2</sup>, Darius Kuciauskas<sup>3</sup>, Ali Abbas<sup>4</sup>, John M. Walls<sup>4</sup>, Zachary Holman<sup>2</sup>, Walajabad Sampath<sup>1</sup>

<sup>1</sup> NGPV (Next Generation PV Center), Department of Mechanical Engineering, Colorado State University, Fort Collins, CO 80523, United States

<sup>2</sup> School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ 85281, United States

<sup>3</sup> National Renewable Energy Laboratory, 15013 Denver West Parkway, Golden, Colorado 80401, United States

<sup>4</sup> Centre for Renewable Energy Systems Technology, Wolfson School of Mechanical, Electrical and Manufacturing Engineering, Loughborough University, Loughborough, United Kingdom

**Abstract** — A thin layer of  $\text{Al}_2\text{O}_3$  at the back of  $\text{CdSe}_x\text{Te}_{1-x}/\text{CdTe}$  devices is shown to passivate the back interface and drastically improve surface recombination lifetimes and photoluminescent response. Despite this, such devices do not show an improvement in open-circuit voltage ( $V_{\text{OC}}$ ). Adding a  $p^+$  amorphous silicon layer behind the  $\text{Al}_2\text{O}_3$  bends the conduction band upward, reducing the barrier to hole extraction and improving collection. Further optimization of the  $\text{Al}_2\text{O}_3$ , amorphous silicon (a-Si), and indium-doped tin oxide (ITO) layers, as well as their interaction with the  $\text{CdCl}_2$  passivation process, are necessary to translate these electro-optical improvements into gains in voltage.

**Index Terms** —  $\text{CdTe}$ ,  $\text{Al}_2\text{O}_3$ , a-Si, passivating oxides, photovoltaic cells, charge carrier lifetime

## I. INTRODUCTION

Thin film  $\text{CdTe}$  photovoltaics have advanced significantly during the past several years, becoming the most widespread thin film technology for photovoltaic energy generation as well as a cost-effective solution for utility scale electrical generation. With improvements in fabrication processes, research scale small devices have recorded efficiencies as high as 22.1% [1] while commercial modules have achieved 18.6% [2]. Recent developments in module technology continue to drive down the cost of  $\text{CdTe}$ -generated electricity. Utility scale solar costs are projected to fall as low as  $\$1/\text{kWh}$  in the near future while the current lowest cost of utility scale electricity reported with  $\text{CdTe}$  photovoltaics is  $\$3.8/\text{kWh}$  [3].

While  $\text{CdTe}$  technology has advanced rapidly, there are still challenges to be overcome. Historically  $\text{CdTe}$  has been plagued

by a large voltage deficit. The  $V_{\text{OC}}$  in many devices range from 820-860 mV as opposed to the 1.2 V that is theoretically possible [4]. The goal of this work is to adapt the passivated contact technology which has become prominent in the best silicon-based devices to reduce the voltage deficit found in  $\text{CdTe}$  devices [5]. The  $\text{Al}_2\text{O}_3$ , having a large bandgap of approximately 7 eV [6], creates a large barrier to both electrons and holes when it is deposited on 1.5 eV bandgap  $\text{CdTe}$ . However, when highly-doped a-Si:H is deposited behind a thin layer of  $\text{Al}_2\text{O}_3$ , it causes upward band bending that can allow hole extraction while maintaining the barrier to electrons, and thus should reduce interface recombination, increasing the carrier lifetime, and ultimately the  $V_{\text{OC}}$ . In oxide-passivated silicon devices, it has been shown that the ability to extract holes is highly dependent upon the oxide thickness, with an optimal thickness of  $\sim 1.3$  nm. This thickness provides the necessary barrier to electrons while remaining thin enough to allow hole transport through quantum tunneling [7].

Double heterostructures with  $\text{Al}_2\text{O}_3$  and  $\text{CdSe}_x\text{Te}_{1-x}$  have recently been shown to produce carrier lifetimes  $>400$  ns, several orders of magnitude greater than the typical lifetimes found in  $\text{CdTe}$  [8]. Additionally, using  $\text{Al}_2\text{O}_3$  only at the back of an otherwise typical  $\text{MZO}/\text{CdSe}_x\text{Te}_{1-x}/\text{CdTe}$  device has shown lifetimes increased from several nanoseconds to several hundred nanoseconds. Photoluminescence experiments further show an increase in photoluminescent intensity of several orders of magnitude when a thin layer of  $\text{Al}_2\text{O}_3$  is deposited at the back. Despite these improvements, these structures do not result in a higher  $V_{\text{OC}}$ . The presence of a  $p^+$  layer at the back

enables hole extraction, and thus could be expected to create an improvement in  $V_{OC}$ . Arizona State University has recently demonstrated a monocrystalline CdTe device with an open-circuit voltage of greater than 1V and efficiency greater than 17% using a MgCdTe barrier layer and passivated a-Si<sub>Cy</sub>:H hole-selective contact [9].

In this work, a thin layer of aluminum oxide, followed by a layer of highly doped amorphous silicon were deposited as a passivating oxide and hole-contact behind CdSe<sub>x</sub>Te<sub>1-x</sub>/CdTe films with the intent of improving the implied  $V_{OC}$  and ultimately the measured  $V_{OC}$  of these devices.

## II. EXPERIMENTAL DETAILS

The devices used in the study were deposited on NSG TEC 10 soda lime glass coated with fluorine-doped tin oxide (FTO), a transparent conducting oxide (TCO). A 100 nm Mg<sub>x</sub>Zn<sub>1-x</sub>O (MZO) buffer layer was deposited using RF sputter deposition with a 4-inch diameter magnetron at 140 W. CdSe<sub>x</sub>Te<sub>1-x</sub> films were sublimated using an optimized deposition process followed by sublimation of the CdTe layer. This study used both a 20% and 40% CdSe composition in the CdSe<sub>x</sub>Te<sub>1-x</sub> source material and as-deposited films had a band-gap of ~1.40-1.42 eV from transmission measurements and Tauc plot. The CdSe<sub>x</sub>Te<sub>1-x</sub> vapor source was heated to 575°C and films of 1 μm thickness were deposited. After deposition of CdSe<sub>x</sub>Te<sub>1-x</sub>, the sample was moved to the CdTe sublimation vapor source without breaking vacuum and a film ~2.7 μm thick was deposited. The CdTe sublimation source temperature was maintained at 555°C. All samples were fabricated in the superstrate configuration. The bandgap of the film was graded from ~1.42 eV near the MZO/ CdSe<sub>x</sub>Te<sub>1-x</sub> interface to 1.5 eV at the back due to Selenium diffusion into the CdTe as shown in [10]. After the deposition of the CdTe layer, the substrate was removed from vacuum and Al<sub>2</sub>O<sub>3</sub> was deposited via magnetron sputtering with a 4-inch diameter planar magnetron. The sputtering was performed in a 5 mTorr Argon atmosphere with 8% Oxygen. RF power was maintained at 240 W. Al<sub>2</sub>O<sub>3</sub> was deposited to a thickness of 2 nm for devices.

The samples were then shipped to Arizona State University for deposition of highly boron-doped (p-type) hydrogenated amorphous silicon (a-Si:H) and Indium Tin Oxide (ITO). The a-Si:H was deposited via PECVD at 250°C at a pressure of 4 Torr and RF power of 100 W. Gas flows were 40 sccm of SiH<sub>4</sub>, 197 sccm of H<sub>2</sub>, and 18 sccm of 3% trimethylborane (TMB) diluted in H<sub>2</sub>. The a-Si:H layer thickness was 8nm. A 70nm layer of ITO was then sputtered using a 90/10 In<sub>2</sub>O<sub>3</sub>/SnO<sub>2</sub> target. The sputtering process was performed at room temperature, 500 W (DC power), and 5.5 mTorr, which yielded a film with sheet resistance of 150 ohm/square. The samples were then shipped back to Colorado State University.

A dry CdCl<sub>2</sub> treatment was performed on the entire structure in a 40 mTorr nitrogen background. CdCl<sub>2</sub> is known to promote recrystallization and grain growth in the CdSe<sub>x</sub>Te<sub>1-x</sub> and CdTe as well as the graded CdSe<sub>x</sub>Te<sub>1-x</sub> layer. The film stack was

exposed to CdCl<sub>2</sub> vapor for 600 seconds at approximately 450°C, followed by an anneal at 400°C for 1500 seconds. After the CdCl<sub>2</sub> treatment, the films were rinsed with deionized water to remove residual CdCl<sub>2</sub> from the surface.

Thereafter, the films were heated to ~140°C, and CuCl was deposited on the film surface for 120 seconds. This was followed by 240 seconds of annealing at 220°C, both in a 40 mTorr nitrogen background. Two back electrode configurations were used. The back electrode for some devices was formed by spraying carbon and nickel paints in a polymer binder. Other devices received a 200 nm thick evaporated layer of silver in lieu of the carbon and nickel paint. Figure 1 shows a schematic of the full device structure with the carbon and nickel paint. The individual cells were delineated using a mask and bead blasting to fabricate 25 small scale devices on the substrate. The devices had an area of ~0.60 cm<sup>2</sup>.




Fig. 1. Schematic of the CdSe<sub>x</sub>Te<sub>1-x</sub>/CdTe graded absorber device with a layer of Al<sub>2</sub>O<sub>3</sub> and p<sup>+</sup> doped amorphous silicon (not to scale).

## III. RESULTS

Figure 2 shows large increases in photoluminescent response as additional back contact layers are added to the CdSe<sub>x</sub>Te<sub>1-x</sub> devices. This data clearly shows that back-contact processing steps change defect properties through the absorber, including the front junction, where PL is excited and recorded. The addition of the Al<sub>2</sub>O<sub>3</sub> results in an increase in PL from approximately 30k counts to more than 100k counts. This is followed by an even greater increase up to 400k counts with the addition of the a-Si:H, ITO and a silver back contact. Finally, when the device was annealed in air at 200°C for 10 minutes, the PL doubled again to more than 700k counts. Combined, the addition of Al<sub>2</sub>O<sub>3</sub>, a-Si:H ITO, and Ag with an anneal increased the PL response by more than an order of magnitude, from the baseline CdSe<sub>x</sub>Te<sub>1-x</sub> device.

In order for alumina to be successfully incorporated into a device structure, it is expected that it will need to be kept extremely thin, likely less than 2nm to allow for quantum tunneling. However, in order to better understand the




Fig. 2. PL response of devices with  $\text{Al}_2\text{O}_3$  and  $\text{Al}_2\text{O}_3/\text{a-Si/ITO/Ag}$  at the back compared to a reference device with C/Ni back contact. PL was measured with 520 nm excitation from the glass/junction side. Laser power was 15mW and beam size was  $7\text{mm}^2$ .

mechanics behind the passivation,  $\text{Al}_2\text{O}_3$  films of various thicknesses were deposited. It was found that when only  $\text{Al}_2\text{O}_3$  was deposited behind the CdTe, the PL response grew as the  $\text{Al}_2\text{O}_3$  became thicker, as seen in Figure 3. Additionally, no peak-shift was noted as the alumina became thicker, which indicates that the increased oxide thickness is not significantly affecting the amount of selenium diffusion from the  $\text{CdSe}_x\text{Te}_{1-x}$  into the CdTe during the  $\text{CdCl}_2$  treatment.




Fig. 3. PL Spectra for  $\text{CdSe}_x\text{Te}_{1-x}/\text{CdTe}$  devices with various thicknesses of  $\text{Al}_2\text{O}_3$  deposited at the back

Although increasing the alumina thickness shows a dramatic increase in the photoluminescence when it is very thin, the marginal gain diminishes rapidly at alumina thicknesses greater than 4nm, as shown by the peak PL intensities in Figure 4. The increased photoluminescence is important because it serves as a key precursor to developing increased open circuit voltages in CdTe devices, as will be discussed shortly.




Fig. 4. PL intensity versus  $\text{Al}_2\text{O}_3$  thickness

Similar to the substantial increase in steady state photoluminescence, Time-Resolved Photoluminescence (TRPL) measurements show that the addition of the alumina at the back surface greatly increases the carrier lifetime. Whereas a typical "baseline"  $\text{CdSe}_x\text{Te}_{1-x}/\text{CdTe}$  device fabricated during this study has measured lifetimes from 10-30ns, devices with  $\text{Al}_2\text{O}_3$  displayed carrier lifetimes of 150ns, as seen in Figure 5. The fact that the absorber structure and thicknesses were kept consistent throughout this study indicates that the alumina has a strong passivating effect at the back interface. These device lifetimes are amongst the highest measured for polycrystalline CdTe and are comparable to double-heterostructure lifetimes.




Fig. 5. TRPL decay curve for  $\text{CdSe}_x\text{Te}_{1-x}/\text{CdTe}/\text{Al}_2\text{O}_3/\text{a-Si/ITO/Ag}$  device. Two exponential fit shows a carrier lifetime of 150 ns

The  $\text{CdSe}_x\text{Te}_{1-x}/\text{CdTe}$  films used in this study were known to have a mean surface roughness of approximately  $1\mu\text{m}$ . This substantial film roughness paired with the thin  $\text{Al}_2\text{O}_3$  made it necessary to confirm that the alumina was forming a continuous and conformal layer when deposited via magnetron sputtering. Figure 6 shows the Scanning Electron Microscope (SEM) and Energy Dispersive Spectroscopy (EDS) images which shows that the aluminum and oxygen signals seem to be consistent across many separate grains, although it is difficult to determine

100% coverage due to the surface roughness causing shadowing effects that reduce the apparent signal, causing the dark spots in Figs 7B and 7C. The fact that the same dark patterns are seen on the elemental maps of Cd, Te, and Se, elements which are known to be present everywhere, indicates that the reduced signal is likely caused by shadowing and not a lack of alumina in these locations. These were test structures fabricated specifically for investigating the conformality of the  $\text{Al}_2\text{O}_3$  layer, and as such did not have the additional layers needed to create devices.




Fig. 6. (A) SEM electron image, (B, C, D, E, F) EDS scans for Aluminum, Oxygen, Selenium, Tellurium, and Cadmium, respectively.

Next, we describe solar cell device characteristics. Figure 7 shows the best performing device fabricated during this experiment compared to a typical CSU 18%  $\text{CdSe}_x\text{Te}_{1-x}/\text{CdTe}$  device with a Tellurium back contact and Carbon/Nickle paint back electrode. From this, it is clear that voltage and current extraction through the passivating oxide and subsequent layers remains problematic.

Although further optimization is required to maximize the performance of the  $\text{Al}_2\text{O}_3/\text{a-Si}/\text{ITO}$  structure, there is clear evidence that the addition of a highly doped a-Si layer is




Fig. 7. J-V graph comparing the performance of a device with  $\text{Al}_2\text{O}_3$ , a-Si, and ITO to a typical 18%  $\text{CdSe}_x\text{Te}_{1-x}/\text{CdTe}$  device.

beneficial for reducing the barrier to carrier extraction through upward band bending. Figure 8 shows a comparison of a  $\text{CdSe}_x\text{Te}_{1-x}/\text{CdTe}$  device with  $\text{Al}_2\text{O}_3$  and C/Ni at the back to a device with  $\text{Al}_2\text{O}_3$ , a-Si:H, and ITO before the C/Ni paint.  $\text{Al}_2\text{O}_3$ , being highly insulative, creates a large barrier to current extraction. But the addition of the a-Si:H and ITO allows for easier hole extraction by reducing the barrier and removing the “kink” in the J-V curve.




Fig. 8. J-V graph comparing the performance of a device with  $\text{Al}_2\text{O}_3$ , a-Si:H, ITO and C/Ni at the back against a device with only  $\text{Al}_2\text{O}_3$  and C/Ni

#### IV. DISCUSSION

The significant increases in photoluminescent response and carrier lifetimes that occur with the addition of alumina and amorphous silicon leave little doubt that the back surface is being passivated. The specific mechanism at work, however, is still being debated. The two most prominent theories are that the rear interface is being passivated by a fixed negative charge in the alumina, or by the formation of a thin layer of  $\text{TeO}_2$  between the CdTe and  $\text{Al}_2\text{O}_3$ . A fixed negative charge in the  $\text{Al}_2\text{O}_3$  is the commonly cited explanation for surface passivation in silicon photovoltaic technologies [11] and has been suggested as a possible mechanism in CdTe technology by Kuciauskas *et al* [12]. Alternatively, Perkins *et al* have suggested that thin  $\text{TeO}_2$  layers form between the CdTe and  $\text{Al}_2\text{O}_3$  during the  $\text{CdCl}_2$  treatment [13]. This  $\text{TeO}_2$  may be providing chemical passivation by removing defects and preventing an abrupt CdTe/ $\text{Al}_2\text{O}_3$  interface.

Although the exact mechanism is still being studied, the massive increase in PL signal provides compelling evidence for interface passivation. Maximizing the photoluminescence of devices is a powerful strategy because of the positive correlation between PL response and the implied  $V_{OC}$  that the device can produce. Ross and Miller *et al* describe the relationship between the radiative efficiency and the potential voltage of a photovoltaic device [14]-[15]. It is important to note that in the study covered in this manuscript, the integrated PL is used as a reasonable proxy for external radiative efficiency. As the PL increases, the implied voltage increases. The implied voltage indicates the open circuit voltage that could be achieved if there were perfectly selective contacts and no losses in the

electrodes. The measured  $V_{OC}$  being lower than the implied  $V_{OC}$  is a clear indication of non-selective contacts.

The PL response of the devices in these studies continually grew as alumina and then amorphous silicon were added to the back. It is therefore reasonable to assume that these devices might also produce a greater voltage at open circuit. The current-voltage plots presented here make it apparent that that is not yet the case. It is important to note that the PL correlates positively with the *implied* voltage, which may not necessarily manifest as a measured voltage if there are losses elsewhere in the system. The device structures presented in this study need further optimization to extract the increased potential voltage. Currently, the devices with the  $Al_2O_3/a$ -Si structure produce reduced current and voltage compared to the baseline. Several probable issues with the current design have been identified. First, the alumina thickness may need to be adjusted from the current thickness of 2 nm. Studies of passivating oxides on silicon indicate that the ideal thickness is between 1.3 and 1.7 nm, so it may be that the increased alumina thickness in this study exceeded the tunneling distance for many carriers, hindering their collection. Additional alumina deposition methods may need to be explored, as it may become difficult to sputter less than 2 nm layers while maintaining uniformity. Secondly, the best devices in this study occurred when the  $CdCl_2$  treatment, which is necessary to passivate and recrystallize the CdTe, was performed after the alumina, a-Si, and ITO had been deposited. This is likely due to the need for either a layer of  $TeO_2$  or Cl at the  $CdTe/Al_2O_3$  interface. At this time, it is unknown what effect the  $CdCl_2$  had on these subsequent layers, but it may have affected the doping levels in the a-Si, among other things. A reduction in the doping level of the a-Si would certainly affect the amount of band bending and the efficacy of hole extraction. Finally, CuCl is well known to both dope CdTe and improve the back contact, however the relatively high series resistance seen in these devices may indicate that the copper is not passing through the layers of  $Al_2O_3$ , a-Si, and ITO in sufficient quantities. The affect of CuCl on these layers is similarly unknown.

Finally, it should be noted that the devices that exhibited the highest PL responses were all fabricated with the silver back electrode, but the devices with highest photovoltaic conversion efficiency were all fabricated with a C-Ni paint back electrode. The ITO/Ag combination is a proven back contact/electrode in other technologies, so it is again likely that the  $CdCl_2$  is interfering with this interface. Techniques for removing  $CdCl_2$  residues that may be present at various interfaces are currently being investigated.

## V. CONCLUSIONS

Although previous work has shown that adding a thin layer of sputtered  $Al_2O_3$  behind the  $CdSe_xTe_{1-x}/CdTe$  absorber drastically improves the carrier lifetime, there has not currently been a commensurate improvement in the  $V_{OC}$ . The addition of a highly p-doped layer of amorphous silicon behind the  $Al_2O_3$

reduces the back barrier and improves carrier collection. The significant increase in photoluminescence corresponds with an increase in the implied  $V_{OC}$  and should correspond with an increase in measured  $V_{OC}$  (assuming selective contacts). This increase in the measured  $V_{OC}$  was not observed in the samples in this study, and further optimization of the passivating oxide and subsequent layers is expected to improve the voltage beyond the typical values of 820-860 mV currently measured.

## ACKNOWLEDGEMENTS

This material is based upon work supported by the U.S. Department of Energy's Office of Energy Efficiency and Renewable Energy (EERE) under Solar Energy Technologies Office (SETO) Agreement Number DE-EE0008552 and SIPS Agreement Number DE-EE0008177. The CSU authors also thank support from NSF's Accelerating Innovation Research, and NSF's Industry/University Cooperative Research Center programs. At NREL, this work was supported by the U.S. Department of Energy under Contract No. DE-AC36-08-GO28308 with the National Renewable Energy Laboratory. The views expressed in the article do not necessarily represent the views of the DOE or the U.S. Government. The U.S. Government retains and the publisher, by accepting the article for publication, acknowledges that the U.S. Government retains a nonexclusive, paid up, irrevocable, worldwide license to publish or reproduce the published form of this work, or allow others to do so, for U.S. Government purposes.

## REFERENCES

- [1] N. M. Haegel, R. Margolis, T. Buonassisi, D. Feldman, A. Froitzheim, R. Garabedian, M. Green, S. Glunz, H.-M. Henning, B. Holder, I. Kaizuka, B. Kroposki, K. Matsubara, S. Niki, K. Sakurai, R. A. Schindler, W. Tumas, E. R. Weber, G. Wilson, M. Woodhouse, and S. Kurtz, "Terawatt-scale photovoltaics: Trajectories and challenges," *Science* (80-. ), vol. 356, no. 6334, 2017.
- [2] E. Wesoff, "Exclusive: First Solar's CTO Discusses Record 18.6% Efficient Thin-Film Module," *Greentech Media*, 2015. [Online]. Available: <http://www.greentechmedia.com/articles/read/Exclusive-First-Solars-CTO-Discusses-Record-18.6-Efficient-Thin-Film-Mod>.
- [3] T. Kenning, "Buffett project's record low cost part of pricing 'trend', says First Solar," *pv-tech.org*, 2015. [Online]. Available: [http://www.pv-tech.org/news/buffett\\_projects\\_record\\_low\\_cost\\_is\\_part\\_of\\_pricing\\_trend\\_says\\_first\\_solar](http://www.pv-tech.org/news/buffett_projects_record_low_cost_is_part_of_pricing_trend_says_first_solar).
- [4] R. M. Geisthardt, M. Topic, S. Member, and J. R. Sites, "Status and Potential of CdTe Solar-Cell Efficiency," vol. 5, no. 4, pp. 1217-1221, 2015.
- [5] F. Feldmann, F. M. Bivour, C. Reichel, H. Steinkemper, M. Hermle, S.W. Glunz, "Tunnel oxide passivated contacts as an alternative to partial rear contacts. *Sol Energy Mater. Sol. Cells* 2014, 131, 46-50
- [6] E. O. Filatova and A. S. Konashuk, "Interpretation of the Changing Band Gap of  $Al_2O_3$  Depending on Its Crystalline Form: Connection with Different Local Symmetries," 2015.
- [7] Y. Zeng, H. Tong, C. Quan, L. Cai, Z. Yang, K. Chen, Z. Yuan, C. Wu, B. Yan, P. Gao, and J. Ye "Theoretical exploration towards high-efficiency tunnel oxide passivated carrier-selective

- contacts (TOPCon) solar cells," *Sol. Energy*, vol. 155, pp. 654–660, 2017.
- [8] J. M. Kephart, A. Kindvall, D. Williams, D. Kuciauskas, P. Dippo, A. Munshi, and W. S. Sampath, "Sputter-Deposited Oxides for Interface Passivation of CdTe Photovoltaics," *IEEE J. Photovoltaics*, pp. 1–7, 2018.
- [9] Y. Zhao, M. Boccard, S. Liu, J. Becker, X. Zhao, C. Campbell, E. Suarez, M. Lassise, Z. Holman, and Y. Zhang, "Monocrystalline CdTe solar cells with open-circuit voltage over 1 V and efficiency of 17%," *Nature Energy* 1, 16067, 2016.
- [10] A. Munshi, J. Kephart, A. Abbas, A. Danielson, G. Gelinas, J. Beaudry, K. Barth, J. Walls, and W. Sampath, "Effect of CdCl<sub>2</sub> passivation treatment on microstructure and performance of CdSeTe/CdTe thin-film photovoltaic devices." *Solar Energy Materials and Solar Cells* 186 (2018): 259-265.
- [11] G. Agostinelli, A. Delabie, P. Vitanov, Z. Alexieva, H.F.W. Dekkers, S. De Wolf, and G. Beaucarne, "Very low surface recombination velocities on p-type silicon wafers passivated with a dielectric with fixed negative charge," *Sol. Energy Mater. Sol. Cells*, vol. 90, no. 18–19, pp. 3438–3443, 2006.
- [12] D. Kuciauskas, J. M. Kephart, J. Moseley, W. K. Metzger, W. S. Sampath, and P. Dippo, "Recombination velocity less than 100 cm/s at polycrystalline Al<sub>2</sub>O<sub>3</sub>/CdSeTe interfaces," *Appl. Phys. Lett.*, vol. 112, no. 26, pp. 2–7, 2018.
- [13] C. L. Perkins, T. Ablekin, T. Barnes, D. Kuciauskas, K. Lynn, W. Nemeth, M. Reese, S. Swain, and W. Metzger, "Interfaces Between CdTe and ALD Al<sub>2</sub>O<sub>3</sub>," *IEEE J. Photovoltaics*, vol. 8, no. 6, pp. 1858–1861, 2018.
- [14] R.T. Ross, "Some Thermodynamics of Photochemical Systems," *J. Chem. Phys.*, vol. 46, no. 12, pp. 4590–4593, 1967.
- [15] O. D. Miller, E. Yablonovitch, and S. R. Kurtz, "Strong internal and external fluorescence as solar cell approach the SQ efficiency limit," *IEEE J. Photovoltaics*, vol. 2, no. 3, pp. 303–311, 2012.