

Optimized Algorithms and Architectures for Montgomery Multiplication for Post-Quantum Cryptography

Rami El Khatib¹, Reza Azarderakhsh¹, and Mehran Mozaffari-Kermani²

¹Florida Atlantic University, Boca Raton, FL
`relkhatib2015,razarderakhsh}@fau.edu.`

²University of South Florida, Tampa, FL `mehran2@usf.edu`.

Abstract. Finite field multiplication plays the main role determining the efficiency of public key cryptography systems based on RSA and elliptic curve cryptography (ECC). Most recently, quantum-safe cryptographic systems are proposed based on supersingular isogenies on elliptic curves which require large integer multiplications over extended prime fields. In this work, we present two Montgomery multiplication architectures for special primes used in a post-quantum cryptography system known as supersingular isogeny key encapsulation (SIKE). We optimize two existing Montgomery multiplication algorithms and develop area-efficient and time-efficient Montgomery multiplication architectures for hardware implementations of post-quantum cryptography. Our proposed time-efficient architecture is 32% to 42% faster than the leading one (depending on the prime size) available in the literature which has been used in original SIKE submission to the NIST standardization process. The area-efficient architecture is 42% to 50% smaller than the counterparts and is about 3% to 11% faster depending on the NIST security level.

Keywords: hardware architectures, isogeny-based cryptosystems, Montgomery multiplication, post-quantum cryptography.

1 Introduction

Post-quantum cryptography (PQC) refers to the research of cryptographic primitives (usually public-key cryptosystems) that are not efficiently breakable using quantum computers. Most notably, Shor's algorithm [1] can be efficiently implemented on a quantum computer to break standard Elliptic Curve Cryptography (ECC) and RSA cryptosystems. There exist some alternatives secure against quantum computing threats [2], such as lattice-based cryptosystems, hash-based signatures, code-based cryptosystems, multivariate public key cryptography, and isogeny-based cryptography [3].

Isogeny-based cryptography or more specifically supersingular isogeny Diffie-Hellman (SIDH) key exchange has been proposed by Jao and De Feo [4] as an alternative to Elliptic Curve Diffie-Hellman (ECDH) resistant to Shor's quantum attack. A more secure model of SIDH a.k.a. SIKE (supersingular isogeny key encapsulation) has been submitted to NIST standardization process [3].

SIKE computations constitute an algebraic map between supersingular elliptic curves, which appear to be resistant to quantum attacks. Existing results on the hardware implementations of SIKE have appeared in [5,6,7,8]. SIKE's lower level computations are mainly over \mathbb{F}_{p^2} or extended prime fields. The prime size which decides the security of SIKE determines the size of arithmetic unit for lower level multiplication, addition, squaring, and inversion. Among these operations, multiplication plays the main role determining the performance of SIKE cryptosystem. Therefore, efficient and high-performance implementations of the multiplier is crucial. In comparison to the other post-quantum candidates, SIKE offers smallest key size for the same security level which is more attractive for bandwidth-constrained applications. However, SIKE is not the fastest quantum-safe candidate, and its performance still needs to be improved as stated in NIST submission [3].

In this paper, we focus on the optimization of arithmetic operations employed in SIKE and propose two new hardware architectures for modular multiplication algorithm targeting SIKE primes based on the well-known Montgomery modular multiplication algorithm [9]. Previous work on hardware implementation of Montgomery multiplication has been proposed in [10,11] for arbitrary primes and in [5,8] for SIKE primes. Since the primes employed in SIKE (SIKEp434, SIKEp503, SIKEp610, and SIKEp751 for NIST level-1, -2, -3, -5, respectively) have special forms, we developed a time-efficient implementation and an area-efficient implementation of Montgomery multiplication to be used in future work of SIKE. The time-efficient implementation reduces the latency and the area usage compared to previous work, maintaining high frequency while the area-efficient implementation significantly reduces the area.

Our contributions:

- We optimize two existing Montgomery multiplication algorithms for special primes used in post-quantum cryptography, SIKE.
- We provide efficient hardware architecture for the proposed Montgomery multiplication algorithms.
- We evaluate time and area performance of the proposed hardware architecture benchmarked on FPGA and compare with counterparts.

The organization of the paper is as follows. In Section 2, we discuss the Montgomery modular multiplication algorithm and two algorithms: Coarsely Integrated Operand Scanning (CIOS) and Finely Integrated Operand Scanning (FIOS) algorithms that perform Montgomery multiplication word-by-word. In Section 3, we provide optimization techniques for the CIOS and FIOS Montgomery multiplication algorithms. In Section 4, we propose efficient hardware architectures of the proposed Montgomery multiplier algorithms. In Section 5, we implement the proposed hardware architectures on FPGA, provide area and timing results, and compare with counterparts available in the literature. Finally, in Section 6, we give our final thoughts and discuss future work.

Algorithm 1: Montgomery Multiplication [9]

Input : $p < 2^K$, $R = 2^K$, $p' = -p^{-1} \bmod R$, $a, b < p$
Output: $a \cdot b \cdot R^{-1} \bmod p$

- 1 $T \leftarrow a \cdot b$
- 2 $m \leftarrow T \cdot p' \bmod R$
- 3 $T \leftarrow (T + m \cdot p)/R$
- 4 **if** $T > m$ **then return** $T - p$
- 5 **return** T

2 Preliminaries: Montgomery multiplication

Modular multiplication (i.e. $a \times b \bmod p$) of large integers (especially the ones used in SIKE) can be efficiently implemented using Montgomery multiplication. Montgomery multiplication [9] avoids the division operation which is difficult to implement in an efficient way in hardware. Montgomery multiplication has been used in recent hardware implementations of isogeny-based cryptography including SIDH [5,6,7] and SIKE [12].

2.1 Montgomery Multiplication Algorithm

Montgomery multiplication performs modular multiplication by transforming the division by p into division by a power of 2, which is a simple shift. The overhead cost of Montgomery multiplication is the need to convert the inputs into the Montgomery domain, then perform all arithmetic operations in the Montgomery domain, and finally convert back to the ordinary domain. For simple applications with few modular multiplications, this conversion would be expensive. However, in SIKE, this is extremely useful because of its high dependence on a large number of modular multiplications.

Montgomery multiplication algorithm (MontMult) takes two inputs a and b with the remaining inputs constants and produces a single output $\text{MontMult}(a, b) = a \cdot b \cdot R^{-1} \bmod p$ where R and p are co-prime. By taking R as a power of 2, the division becomes a simple shifting. Algorithm 1 shows the original Montgomery multiplication algorithm. The first part (line 1) performs the multiplication step while the second part (lines 2-4) performs the reduction step. Note that the same algorithm can be used to convert between the ordinary and Montgomery domain [9]. The conversion into the Montgomery domain can be done using $\text{MontMult}(a, R^2 \bmod p)$ where a is the input in the ordinary domain and the conversion into the ordinary domain can be done using $\text{MontMult}(a, 1)$ where a is the input in the Montgomery domain.

The final subtraction step (line 4) can be removed from the algorithm and performed once at the very end after converting to the ordinary domain. However, in this case, the output from MontMult, which is going to be the input for subsequent MontMult, is $< 2p - 1$ instead of $< p$. Therefore, the algorithm needs to work for any input $< 2p - 1$. The condition $(T + m \cdot p)/R < 2p - 1$ needs to

Table 1. SIKE primes for post-quantum cryptography based on NIST standardization process [3]

Prime Form	Classical/Quantum Security	Public Key Size (Bytes)
$p_{434} = 2^{216}3^{137} - 1$	NIST level 1	330
$p_{503} = 2^{250}3^{159} - 1$	NIST level 2	378
$p_{610} = 2^{305}3^{192} - 1$	NIST level 3	462
$p_{751} = 2^{372}3^{239} - 1$	NIST level 5	564

be satisfied so that the output from line 3 is $< 2p - 1$. If R is taken such that it is 2 bits larger than the size of p , then this condition is satisfied.

Hardware implementations of MontMult for public key cryptography have been studied in [5,10,11,13,14,15,16,17,18,19,20,21].

2.2 SIKE Primes

In SIKE submission for post-quantum cryptography [12], the primes employed have a special form where Montgomery multiplication can be optimized. These primes are given in Table 1. The main advantage of the primes used in SIKE is that the least significant bits of the prime are all 1s. This form can be utilized in Montgomery multiplication algorithm variants that perform word by word computation such as the Separated Operand Scanning (SOS), Coarsely Integrated Operand Scanning (CIOS) or Finely Integrated Operand Scanning (FIOS) algorithms [22]. In these word-by-word variants, $p'_0 = p' \bmod 2^w = -p^{-1} \bmod 2^w$, where w is the number of bits in a word, can be used instead of p' [23]. When more than 2 words are used for SIKE primes, $p'_0 = 1$ and $m = T \cdot p'_0 \bmod R = T \bmod R$ in line 2 becomes a simple copy register.

2.3 Coarsely Integrated Operand Scanning (CIOS) Montgomery Multiplication

The CIOS Montgomery multiplication algorithm [22] is a method that performs word-by-word Montgomery multiplication by alternating between the multiplication and reduction steps. The inputs a and b and prime p are split into s words of w -bit wide each. CIOS is shown in Algorithm 2. As seen, lines 4-9 perform the multiplication step while lines 11-18 perform the reduction step. Hardware implementations of CIOS have been carried out in [10] by Mrabet *et al.* and in [13] by McIvor *et al.*

2.4 Finely Integrated Operand Scanning (FIOS) Montgomery Multiplication

The FIOS Montgomery multiplication algorithm [22] is a method that performs word-by-word Montgomery multiplication by performing the multiplication and

Algorithm 2: CIOS Montgomery Multiplication Algorithm [22]

Input : $p < 2^K$, $R = 2^K$, w , s , $K = w \cdot s$, $p' = -p^{-1} \bmod 2^w$, $a, b < p$
Output: MontMult(a, b)

```
1  $T \leftarrow 0$ 
2 for  $i \leftarrow 0$  to  $s - 1$  do
3    $C \leftarrow 0$ 
4   for  $j \leftarrow 0$  to  $s - 1$  do
5      $(C, S) \leftarrow T[j] + a[i] \cdot b[j] + C$ 
6      $T[j] \leftarrow S$ 
7    $(C, S) \leftarrow T[s] + C$ 
8    $T[s] \leftarrow S$ 
9    $T[s + 1] \leftarrow C$ 
10
11   $m \leftarrow T[0] \cdot p' \bmod 2^w$ 
12   $(C, S) \leftarrow T[0] + m \cdot p[0]$ 
13  for  $j \leftarrow 1$  to  $s - 1$  do
14     $(C, S) \leftarrow T[j] + m \cdot p[j] + C$ 
15     $T[j - 1] \leftarrow S$ 
16   $(C, S) \leftarrow T[s] + C$ 
17   $T[s - 1] \leftarrow S$ 
18   $T[s] \leftarrow T[s + 1] + C$ 
19 return  $T$ 
```

reduction steps in the same loop. Similar to CIOS, the inputs a, b and prime p are split into s words of w -bit each. FIOS is shown in Algorithm 3. In FIOS, the first multiplication and m must be computed (lines 3-6) before performing the remaining multiplication and reduction steps (lines 7-15). The main difference between FIOS and CIOS is that in FIOS, the multiplication and reduction can be parallelized while in CIOS, the reduction has to wait for the multiplication step.

Hardware implementation of FIOS has been conducted by McIvor *et al.* in [13]. It has been shown that FIOS performed slower than CIOS. The main reason for this is the need for carry propagation units (lines 4 and 9). To address, we will show in this paper that the carry propagation can be eliminated for 1-bit larger registers which adds minimal cost in hardware implementations and improves the critical path delay.

3 Proposed Finite Field Multiplier Algorithms

In this section, based on the information provided in the previous section, we propose an optimized CIOS and FIOS Montgomery multiplication algorithms for primes employed in SIKE.

Algorithm 3: FIOS Montgomery Multiplication Algorithm [22]

Input : $p < 2^K$, $R = 2^K$, w , s , $K = w \cdot s$, $p' = -p^{-1} \bmod 2^w$, $a, b < p$
Output: MontMult(a, b)

```

1  $T \leftarrow 0$ 
2 for  $i \leftarrow 0$  to  $s - 1$  do
3    $(C, S) \leftarrow T[0] + a[i] \cdot b[0]$ 
4    $ADD(t(1), C)$ 
5    $m \leftarrow S \cdot p' \bmod 2^w$ 
6    $(C, S) \leftarrow S + m \cdot p[0]$ 
7   for  $j \leftarrow 1$  to  $s - 1$  do
8      $(C, S) \leftarrow T[j] + a[i] \cdot b[j] + C$ 
9      $ADD(T[j + 1], C)$ 
10     $(C, S) \leftarrow S + m \cdot p[j]$ 
11     $T[j - 1] \leftarrow S$ 
12   $(C, S) \leftarrow T[s] + C$ 
13   $T[s - 1] \leftarrow S$ 
14   $T[s] \leftarrow T[s + 1] + C$ 
15   $T[s + 1] \leftarrow 0$ 
16 return  $T$ 

```

3.1 Optimized CIOS (O-CIOS) Montgomery Multiplication Algorithm

We propose a new optimized coarsely integrated operand scanning multiplier (O-CIOS) for SIKE which requires less hardware units as shown in Algorithm 4. We show that by taking R 3 bits larger than the size of the prime p , we only require $s + 1$ registers. First, lines 11-12 in the original algorithm (Algorithm 2) are replaced by lines 9-10 for $s > 2$ since $p' = 1$ (as shown in Subsection 2.2) and $p[0] = 2^w - 1$. Proposition 1 shows how lines 7-9 and 16-18 can be replaced by lines 7 and 14, respectively, for $w > 2$.

Proposition 1. *In Algorithm 2, lines 7-9 and 16-18 can be replaced by lines 7 and 14 in Algorithm 4, respectively, for $w > 2$.*

Proof. For $i = 0$, iteration $j = s - 1$ in line 5 has output $\leq (2^w - 1)(2^{w-2} - 1) + (2^w - 1) = 2^{w-2}(2^w - 1) \leq 2^{2w-2} - 1$ which implies $C \leq 2^{w-2} - 1 \leq 2^{w-1} - 1$. Therefore, $T[s] \leq 2^{w-1} - 1$ and $T[s + 1] = 0$ in lines 8 and 9. Iteration $j = s - 1$ in line 5 has output $\leq (2^w - 1) + (2^w - 1)(2^{w-3} - 1) + (2^w - 1) = (2^{w-3} + 1)(2^w - 1) \leq 2^{w-2}(2^w - 1) \leq 2^{2w-1} - 1$ for $w > 2$ which implies $C \leq 2^{w-1} - 1$. Therefore, $T[s - 1] \leq 2^{w-1} - 1$ and $T[s] = 0$ in lines 17 and 18. Now, proving for iteration $i = k$ where $k > 0$, iteration $j = s - 1$ in line 5 has output $\leq (2^w - 1) + (2^w - 1)(2^{w-2} - 1) + (2^w - 1) = (2^{w-2} + 1)(2^w - 1) \leq 2^{w-1}(2^w - 1) \leq 2^{2w-1} - 1$ for $w > 1$ which implies $C \leq 2^{w-1} - 1$. Therefore, $T[s] \leq 2^{w-1} - 1$ and $T[s + 1] = 0$ in lines 8 and 9. Iteration $j = s - 1$ in line 5 has output $\leq (2^w - 1) + (2^w - 1)(2^{w-3} - 1) + (2^w - 1) = (2^{w-3} + 1)(2^w - 1) \leq$

Algorithm 4: Optimized CIOS Montgomery Multiplication Algorithm
for SIKE primes

Input : $p < 2^{K-3}$, $R = 2^K$, $w > 2$, $s > 2$, $K = w \cdot s$, $a, b < 2p - 1$
Output: MontMult(a, b)

```

1   $T \leftarrow 0$ 
2  for  $i \leftarrow 0$  to  $s - 1$  do
3     $C \leftarrow 0$ 
4    for  $j \leftarrow 0$  to  $s - 1$  do
5       $(C, S) \leftarrow T[j] + a[i] \cdot b[j] + C$ 
6       $T[j] \leftarrow S$ 
7       $T[s] \leftarrow C$ 
8
9     $m \leftarrow T[0]$ 
10    $C \leftarrow T[0]$ 
11   for  $j \leftarrow 1$  to  $s - 1$  do
12      $(C, S) \leftarrow T[j] + m \cdot p[j] + C$ 
13      $T[j - 1] \leftarrow S$ 
14    $T[s - 1] \leftarrow T[s] + C$ 
15 return  $T$ 

```

$2^{w-2}(2^w - 1) \leq 2^{2w-1} - 1$ for $w > 2$ which implies $C \leq 2^{w-1} - 1$. Therefore, $T[s - 1] \leq 2^{w-1} - 1$ and $T[s] = 0$ in lines 17 and 18. This complete the proof.

3.2 Optimized FIOS (O-FIOS) Montgomery Multiplication Algorithm

We also propose an optimized FIOS algorithm for Montgomery multiplication as shown in Algorithm 5. Similar to CIOS, lines 5 and 6 can be modified since $p' = 1$ and $p[0] = 2^w - 1$ for $s > 2$. As for the carry propagation in lines 4 and 9, they can be directly integrated inside the other carry C in lines 6 and 10. However, the carry C must use a register of size $w + 1$ bits to accommodate the extra accumulated bits. The changes are shown in lines 4-5 and line 7 in the optimized algorithm. We notice that the two multiplications in line 7 can be performed in the same cycle in parallel and without the need to propagate the result of the first multiplication which will decrease architecture complexity and routing delays. Proposition 2 shows how lines 12-15 can be replaced by 9 for $w > 2$.

Proposition 2. *In Algorithm 3, lines 12-15 can be replaced by line 9 in Algorithm 5 for $w > 2$.*

Proof. For $i = 0$, iteration $j = s - 1$ in line 7 in new algorithm has output $(\leq (2^w - 1)(2^{w-1} - 1) + (2^w - 1)(2^{w-2} - 1) + (2^w - 1) = (2^{w-1} + 2^{w-2} + 1)(2^w - 1) \leq 2^w(2^w - 1) = 2^{2w} - 1$ for $w > 1$ which implies $C \leq 2^w - 1$. Therefore, $T[s - 1] \leq$

Algorithm 5: Optimized FIOS Montgomery Multiplication Algorithm for SIKE primes

Input : $p < 2^{K-2}$, $R = 2^K$, $w > 2$, $s > 2$, $K = w \cdot s$, $a, b < 2p - 1$
Output: MontMult(a, b)

```

1 T  $\leftarrow 0$ 
2 for  $i \leftarrow 0$  to  $s - 1$  do
3    $(C, S) \leftarrow T[0] + a[i] \cdot b[0]$ 
4    $m \leftarrow S$ 
5    $C \leftarrow C + S$ 
6   for  $j \leftarrow 1$  to  $s - 1$  do
7      $(C, S) \leftarrow T[j] + a[i] \cdot b[j] + m \cdot p[j] + C$ 
8      $T[j - 1] \leftarrow S$ 
9    $T[s - 1] \leftarrow \text{LSW}(C)$ 
10 return  $T$ 

```

$2^w - 1$ and $T[s] = 0$. Now, proving for iteration $i = k$ where $k > 0$, iteration $j = s - 1$ in line 7 in new algorithm has output $(\leq (2^w - 1) + (2^w - 1)(2^{w-1} - 1) + (2^w - 1)(2^{w-2} - 1) + (2^w - 1) = (2^{w-1} + 2^{w-2} + 2)(2^w - 1) \leq 2^w(2^w - 1) = 2^{2w} - 1$ for $w > 2$ which implies $C \leq 2^w - 1$. Therefore, $T[s - 1] \leq 2^w - 1$ and $T[s] = 0$. This complete the proof.

4 Proposed Efficient Architecture for O-CIOS and O-FIOS Montgomery Multiplication Algorithms

In this section, we propose a hardware architecture design for each of the new optimized algorithms O-CIOS and O-FIOS discussed in the previous section. The O-CIOS design focuses on minimizing area usage while the design for O-FIOS focuses on maximizing the frequency and minimizing the total multiplication time.

4.1 Proposed O-CIOS Architecture

The proposed O-CIOS architecture is illustrated in Fig. 1 which mainly improves the area usage in comparison to the ones adopted before for hardware implementations. The architecture is composed of several processing elements (PEs) cascaded to perform the multiplication and reduction steps as can be seen in Fig. 1(a). Each PE performs a multiplication and an addition in parallel followed by an addition corresponding to lines 5 and 12 in Algorithm 4 as shown in Fig. 1(b). Notice that unlike Mrabet's design [10], no final PEs for multiplication and reduction are required since lines 7 and 14 are respectively similar to lines 5 and 12 with some registers set to 0. In addition, line 10 can be integrated in the reduction PE (line 12) since $T[0] + m \cdot p[0] = T[0] \cdot 2^w$ which implies $C = T[0]$ before performing the first iteration.

Each *odd* PE performs the entire first inner loop (lines 4-6) and line 7 (multiplication step) of one outer iteration while each *even* PE performs entire second inner loop (lines 11-13) and line 14 (reduction step) of one outer iteration. There is one fan-out needed in the output of the *multiplication* PE to store m for the *reduction* PE.

Once the PE is finished with processing one iteration, it processes another iteration, which can be seen by the loop-back after the last PE. There is a delay of 3 cycles between two consecutive multiplication or reduction PEs corresponding to one multiplication, one reduction, and computing m cycles. Therefore, to minimize the number of cycles, the number of PEs used is $\lfloor (s+1)/3 \rfloor$. This means that each PE performs 2 or 3 iterations. Thus, each PE uses 2 or 3 different words of input a as can be seen in Fig. 1(c). Words from inputs b and p rotate across each PE as shown in Fig. 1(d). The number of cycles required for this architecture to compute Montgomery multiplication is $4s$ cycles. For instance, for p434, O-CIOS requires 112 clock cycles.

4.2 O-FIOS Architecture

The proposed O-FIOS architecture is illustrated in Figs. 2 and 3. As one can see, Fig. 2(a) illustrates the proposed systolic architecture based on PEs. This architecture focuses on improving timing results by parallelizing the multiplication and reduction steps. The initial PE (Fig. 2(b)) computes m and the first carry for each iteration (lines 3-5 in Algorithm 5). The remaining PEs (Fig. 3(c)) perform two consecutive iterations of the inner loop (lines 7-8). Therefore, each PE processes two words of input b and prime p following Fig. 3(d) and outputs the two words of the output following Fig. 3(e). Words for input a are pushed serially using a shift register (Fig. 3(f)) into the initial PE and propagated to the next PE after two cycles corresponding to the two consecutive iterations mentioned earlier. Similarly, m is propagated through each PE after being evaluated in the initial PE.

For the last line 9 of the algorithm, we tried feeding back the carry output of the last PE into its sum input. However, this has caused a routing delay in the FPGA we are using outweighing the cycle saved in the process. Therefore, we have decided that for *even* s , the last PE can process the last line by grounding the second b_{in} , second p_{in} , and S_{in} while in *odd* s , a simple register is used to store the result before fed-back into S_{in} of the last PE. The number of cycles required for this architecture to compute Montgomery multiplication is $3s$ cycles. For example, in p434, O-FIOS requires 84 cycles.

4.3 Time Complexity Analysis

Table 2 provides a time complexity comparison between our O-CIOS and O-FIOS implementations and different Montgomery multiplication implementations. For a fair comparison, we have optimized Mrabet *et al.*'s implementation [13] for SIKE primes by changing the β -cell into a simple register since $p^{-1} = 1$. As for Koziel *et al.*'s implementation [5,11], we used a non-interleaved version of

Table 2. Time complexity comparison of 448-bit Montgomery multipliers for SIKEp434. $T_{16\times}$ indicates the critical path of a 16-bit \times 16-bit multiplication. T_{32+} indicates the critical path of a 32-bit addition.

Work	Critical Path Delay	Latency (cc)
Mrabet <i>et al.</i> [10] ($w = 16$)	$T_{16\times} + T_{32+}$	114
McIvor/Koziel <i>et al.</i> [11,5] ($w = 16$)	$T_{16\times} + 2T_{32+}$	87
This work O-CIOS ($w = 16$)	$T_{16\times} + T_{32+}$	112
This work O-FIOS ($w = 16$)	$T_{16\times} + 2T_{32+}$	84

the multiplier. Our proposed O-CIOS uses less number of clock cycles while maintaining the same critical path delay of Mrabet’s CIOS. Our proposed O-FIOS uses the least number of clock cycles of any design while maintaining the same critical path delay of Koziel’s implementation. However, in the next section, our results show that O-FIOS perform at the same frequency of Mrabet’s CIOS mainly because our design has minimal routing delays. Furthermore, our designs require less area which we will show in the next section after implementing in hardware.

5 Implementation Results

In this section, we are going to provide implementation results for the proposed Montgomery multiplication architectures, O-CIOS and O-FIOS, discussed in the previous sections. The implementations are performed in Xilinx Vivado 2018.2 for Xilinx Virtex-7 FPGA xc7vx690tffg1157-3. Table 2 reports area and timing results for O-CIOS and O-FIOS. As one can see, for NIST level-1, our proposed O-CIOS architecture operates in 233.5 MHz and occupies 770 Flip-flops, 1869 LUTs, 40 DSPs and 447 slices. The total time to perform one Montgomery multiplication is 480 ns in O-CIOS. On the other hand, O-FIOS operates at 271.4 MHz and occupies 1119 FFs, 1905 LUTs, 43 DSPs and 607 slices for NIST level-1. The total time to perform one Montgomery multiplication is 310 ns in O-FIOS.

5.1 Comparison and Discussion

Table 2 compares our results with two different implementations; Mrabet *et al.* [10] and non-interleaved Koziel *et al.* [5,11]. Our O-FIOS is 22% to 31% faster than Mrabet’s implementation and 32% to 42% faster than Koziel’s implementation (a non-interleaved version of the one used in SIKE). In addition, the O-FIOS architecture uses less area compared to other implementations (other than O-CIOS). Our O-CIOS focuses on minimizing the area usage while maintaining high frequency and low total time. For example, in p434, the number of slices used in O-CIOS is 447 which is 2 \times smaller than Koziel’s implementation at 895 slices and 6.5 \times smaller than Mrabet’s implementation at 2959 slices. This

Table 3. Implementation results and comparison of proposed O-FIOS and O-CIOS Montgomery multiplication architectures on a Xilinx Virtex-7 FPGA device, xc7vx690tffg1157-3

Prime	NIST Level	Area				Time			Area×Time (×1000)
		# FFs	# LUTs	# DSPs	# Slices	Freq. (MHz)	Latency (cc)	Total time (ns)	
		This work O-CIOS ($w = 16$)							
p_{434}	1	770	1869	40	447	233.481	112	479.696	214.424
p_{503}	2	851	2094	44	519	216.685	128	590.720	306.584
p_{610}	3	1075	2609	56	646	217.297	156	717.912	463.771
p_{751}	5	1309	3188	68	761	219.635	192	874.176	665.248
This work O-FIOS ($w = 16$)									
p_{434}	1	1119	1905	43	607	271.370	84	309.540	187.891
p_{503}	2	1290	2219	49	554	267.380	96	359.040	198.908
p_{610}	3	1568	2704	61	835	267.380	117	437.580	365.379
p_{751}	5	1794	3308	73	967	232.829	144	618.480	598.070
Mrabet <i>et al.</i> [10] *($w = 16$)									
p_{434}	1	3492	3737	40	2959	273.973	114	416.100	1,231.240
p_{503}	2	3884	4240	44	3334	251.130	129	513.678	1,486.911
p_{610}	3	4741	5148	54	4041	247.158	159	643.314	1,831.187
p_{751}	5	5814	6288	66	4970	245.459	195	794.430	2,267.751
McIvor/Koziel <i>et al.</i> [11,5]*($w = 16$)									
p_{434}	1	687	3177	84	895	160.694	87	541.401	484.554
p_{503}	2	784	3641	96	1044	162.470	99	609.345	636.156
p_{610}	3	952	4040	117	1315	162.101	120	740.280	973.468
p_{751}	5	1168	4193	144	1310	159.974	147	918.897	1,203.755

* Note that the original paper does not have the results for these primes. The numbers are based on our implementations using this work.

implementation of O-CIOS is slightly slower (9% to 13%) than Mrabet’s CIOS and slightly faster (3% to 11%) than Koziel’s implementation.

6 Conclusion

In this paper, we discussed two optimized Montgomery multiplication algorithms O-CIOS and O-FIOS for SIKE primes. We then developed an architecture for each algorithm. The O-CIOS architecture focuses on minimizing the area usage while the O-FIOS architecture focuses on minimizing the total time. For performance evaluation and comparison, we implemented our proposed architectures in FPGA and showed area and timing results.

The Montgomery multiplication architectures developed in this paper show great potential in increasing the performance of SIKE. Our future work is to develop an optimized version of SIKE and employ the two Montgomery multiplier architectures developed in this paper.

7 Acknowledgement

The authors would like to thank the reviewers for their comments. This work is supported in parts by NSF CNS-1801341, NIST-60NANB16D246, and ARO W911NF-17-1-0311.

References

1. Shor, P.W.: Algorithms for Quantum Computation: Discrete Logarithms and Factoring. In: 35th Annual Symposium on Foundations of Computer Science (FOCS 1994). 124–134 (1994)
2. Chen, L., Jordan, S.P., Liu, Y.K., Moody, D., Peralta, R.C., Perlner, R.A., Smith-Tone, D.: Report on Post-Quantum Cryptography, (2016) NIST IR 8105.
3. Jao, D., Azarderakhsh, R., Campagna, M., Costello, C., De Feo, L., Hess, B., Jalali, A., Koziel, B., LaMacchia, B., Longa, P., Naehrig, M., Pereira, G., Renes, J., Soukharev, V., Urbanik, D.: Supersingular Isogeny Key Encapsulation. Submission to the NIST Post-Quantum Standardization Project (2019)
4. Jao, D., De Feo, L.: Towards Quantum-Resistant Cryptosystems from Supersingular Elliptic Curve Isogenies. In: Post-Quantum Cryptography: 4th International Workshop, PQCrypto 2011. 19–34 (2011)
5. Koziel, B., Azarderakhsh, R., Mozaffari-Kermani, M., Jao, D.: Post-Quantum Cryptography on FPGA Based on Isogenies on Elliptic Curves. IEEE Transactions on Circuits and Systems I: Regular Papers 64(1), 86–99 (Jan 2017)
6. Koziel, B., Azarderakhsh, R., Mozaffari-Kermani, M.: Fast Hardware Architectures for Supersingular Isogeny Diffie-Hellman Key Exchange on FPGA. In: Progress in Cryptology – INDOCRYPT 2016: 17th International Conference on Cryptology in India. 191–206 (2016)
7. Koziel, B., Azarderakhsh, R., Mozaffari-Kermani, M.: A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography. IEEE Transactions on Computers 67(11), 1594–1609 (Nov 2018)
8. Roy, D.B., Mukhopadhyay, D.: Post quantum ecc on fpga platform. Cryptology ePrint Archive, Report 2019/568 (2019) <https://eprint.iacr.org/2019/568>.
9. Montgomery, P.L.: Modular Multiplication without Trial Division. Mathematics of Computation 44(170), 519–521 (1985)
10. Mrabet, A., Mrabet, N.E., Lashermes, R., Rigaud, J., Bouallegue, B., Mesnager, S., Machhout, M.: High-performance elliptic curve cryptography by using the CIOS method for modular multiplication. In: Risks and Security of Internet and Systems - 11th International Conference, CRiSIS 2016, Roscoff, France, September 5–7, 2016, Revised Selected Papers. 185–198 (2016)
11. McIvor, C., McLoone, M., McCanny, J.V.: High-Radix Systolic Modular Multiplication on Reconfigurable Hardware. In: IEEE International Conference on Field-Programmable Technology. 13–18 (Dec. 2005)
12. Jao, D., Azarderakhsh, R., Campagna, M., Costello, C., De Feo, L., Hess, B., Jalali, A., Koziel, B., LaMacchia, B., Longa, P., Naehrig, M., Renes, J., Soukharev, V., Urbanik, D.: Supersingular Isogeny Key Encapsulation. Submission to the NIST Post-Quantum Standardization Project (2017)
13. McIvor, C., McLoone, M., McCanny, J.V.: Fpga montgomery multiplier architectures - a comparison. In: 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 279–282 (April 2004)

14. Alrimeih, H., Rakhmatov, D.: Fast and flexible hardware support for ecc over multiple standard prime fields. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 22(12), 2661–2674 (Dec 2014)
15. Blum, T., Paar, C.: High-radix montgomery modular exponentiation on reconfigurable hardware. *IEEE Transactions on Computers* 50(7), 759–764 (July 2001)
16. Chen, G., Bai, G., Chen, H.: A high-performance elliptic curve cryptographic processor for general curves over $gf(p)$ based on a systolic arithmetic unit. *IEEE Transactions on Circuits and Systems II: Express Briefs* 54(5), 412–416 (May 2007)
17. Eberle, H., Gura, N., Shantz, S.C., Gupta, V., Rarick, L., Sundaram, S.: A public-key cryptographic processor for rsa and ecc. In: *Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors*, 2004. 98–110 (Sep. 2004)
18. Ghosh, S., Alam, M., Roy Chowdhury, D., Sen Gupta, I.: Parallel crypto-devices for $gf(p)$ elliptic curve multiplication resistant against side channel attacks. *Computers Electrical Engineering* 35, 329–338 (03 2009)
19. Sakiyama, K., Mentens, N., Batina, L., Preneel, B., Verbauwhede, I.: Reconfigurable modular arithmetic logic unit for high-performance public-key cryptosystems. *Volume 3985. 347–357* (03 2006)
20. Tenca, A.F., Koç, c.K.: A scalable architecture for montgomery multiplication. In: *Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems. CHES '99*, London, UK, UK, Springer-Verlag 94–108 (1999)
21. Vliegen, J., Mentens, N., Genoe, J., Braeken, A., Kubera, S., Touhafi, A., Verbauwhede, I.: A compact fpga-based architecture for elliptic curve cryptography over prime fields. In: *ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors*. 313–316 (July 2010)
22. Kaya Koc, C., Acar, T., Kaliski, B.S.: Analyzing and comparing montgomery multiplication algorithms. *IEEE Micro* 16(3), 26–33 (June 1996)
23. Dussé, S.R., Kaliski, B.S.: A cryptographic library for the motorola dsp56000. In: *Workshop on the Theory and Application of of Cryptographic Techniques*, Springer 230–244 (1990)






Fig. 1. (a) Proposed O-CIOS architecture. (b) Processing element. (c) Design for input b and p . (d) Design for input a .




(a)




(b)


Fig. 2. (a) Proposed O-FIOS architecture. (b) Initial processing element.




(c)



(d)



(e)



(f)

Fig. 3. Remaining components of O-FIOS architecture. (c) Single processing element. (d) Design for input b and p . (e) Design for input a . (f) Design for output.