

Low Power and Compact Silicon Thermo-Optic Switch Based on Suspended Phase Arm Without Support Beams

Xiaodong Wang¹, Wuxiucheng Wang, *Graduate Student Member, IEEE*, Yaqian Li, Xuecheng Fu, Shujing Chen, Francis Smith, *Member, IEEE*, Hui Wu, *Member, IEEE*, and Xiulan Cheng

Abstract—A low power and compact thermo-optic switch based on 1×1 Mach-Zehnder interferometer structure is demonstrated with the thermal isolation structure fabricated with a new backside etching process. The adjacent SiO_2 and underlying silicon around phase arm are removed to suppress the thermal diffusion. Benefiting from the backside anisotropic etching process and front protecting photoresist used in underlying silicon removal, there are no support SiO_2 beams in air trenches avoiding about 10% of extra thermal diffusion. At 1550 nm for TE mode, a low switching power (P_π) 0.48 mW is obtained with 450 μm thermo-optic interaction length (L_{TO}) representing a $P_\pi \cdot L_{\text{TO}}$ product of only 0.22 mW·mm, indicating a high thermal efficiency with a compact footprint. The 10% - 90% response time of the switch is 530 μs , including a rise time of 150 μs , and a fall time of 380 μs . Compared with the switch without isolation structure, the switching power of the proposed switch is reduced more than 17 times, needing only 5.6% of the original value.

Index Terms—Integrated optics, optical switches, thermo-optical materials.

I. INTRODUCTION

THERE are considerable interests in fabricating compact low power optical switches for their wide use in cross-connect and wavelength division multiplexing applications [1], [2]. Silicon-on-insulator (SOI) is a promising platform for its compatibility with complementary-metal-oxide-semiconductor (CMOS) processes, and various optical devices have been fabricated based on the SOI [3], [4]. Silicon is suitable for optical switch fabrication, due to its large thermo-optic coefficient of $1.86 \times 10^{-4}/\text{K}$ [5], which represents the changing

of refractive index as a function of temperature. High-density integration and low power consumption have been considered as two key requirements of optical switches.

Various 1×1 , 1×2 , and 2×2 thermo-optic switches have been demonstrated. Compared with resonant switches [6], [7], nonresonant switches [8], [9] are insensitive to wavelength and could be used in broadband. Several works have been reported on thermo-optic switches based on Mach-Zehnder interferometer (MZI) for its broadband operation and high fabrication tolerance [8]. The high thermal conductivities of silicon (150 W/mK) and SiO_2 (7.6 W/mK) [10] around phase arm cause thermal diffusion, therefore tens of mW power are needed to realize a π phase shift [9], [11]. Replacing the silicon and SiO_2 with air cavities (0.026 W/mK) [12] is an efficient way to suppress the thermal diffusion. In a typical MZI thermo-optic switch, a π phase shift is introduced by heating the phase arm to realize switching. The phase shift ($\Delta\phi$) of the MZI is calculated as follows:

$$\Delta\phi = \frac{2\pi}{\lambda} \left(\frac{\partial N_{\text{eff}}}{\partial T} \right) \Delta T \cdot L_{\text{TO}} \quad (1)$$

N_{eff} is mode effective index in waveguide, ΔT is the temperature change of the phase arm, L_{TO} is the interaction length of light and heater, for the folded phase arm, the L_{TO} is several times as long as heaters. The longer L_{TO} causes the larger footprint. For a highly efficient and compact thermo-optic switch, realizing a low P_π with short L_{TO} is desired. A Figure Of Merit (FOM) is proposed in this work as $\text{FOM} = P_\pi \cdot L_{\text{TO}}$ (mW·mm). As per our definition, a better FOM is a smaller FOM, which means a smaller power length product. This means that the switch can realize low-power switching with a short interaction length between light and heater.

Several schemes have been proposed to realize low power compact thermo-optic switches. For example, doped silicon heaters [13] can be used to directly heat up the phase arm. Its P_π is 12.7 mW with L_{TO} of 0.01 mm. A spiral-path MZI with folded heaters [14] was designed to utilize the heat diffused laterally. The P_π was down to 6.5 mW. Suspended phase arm [15], [16] was demonstrated as the most effective structure to reduce the power consumption to date. Qing Fang *et al.* suspended the MZI phase arm by removing the adjacent SiO_2 and 120 μm underlying silicon [15], realizing a low P_π of 0.49 mW with L_{TO} of 1 mm. On this basis, Zeqin

Manuscript received June 17, 2020; revised August 21, 2020; accepted August 23, 2020. Date of publication September 2, 2020; date of current version September 8, 2020. This work was supported in part by the Ministry of Science and Technology of the People's Republic of China under Grant 2016YFB0200205 and the Jue Ce Zi Xun Research Fund of Shanghai Jiao Tong University under Grant JCZXSJA2018-003. (Corresponding authors: Hui Wu; Xiulan Cheng.)

Xiaodong Wang is with the Department of Micro-Nanoelectronics, Shanghai Jiao Tong University, Shanghai 200240, China (e-mail: mrhbcf@sjtu.edu.cn).

Wuxiucheng Wang, Francis Smith, and Hui Wu are with the Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY 14627 USA (e-mail: wwang73@ur.rochester.edu; fsmith10@ur.rochester.edu; hui.wu@rochester.edu).

Yaqian Li, Xuecheng Fu, Shujing Chen, and Xiulan Cheng are with the Center for Advanced Electronic Materials and Devices, Shanghai Jiao Tong University, Shanghai 200240, China (e-mail: liyaqian@sjtu.edu.cn; xuecheng.f@sjtu.edu.cn; chenshujing@sjtu.edu.cn; xlcheng@sjtu.edu.cn).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LPT.2020.3020428

1041-1135 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.

See <https://www.ieee.org/publications/rights/index.html> for more information.

Lu combined folded waveguides and Michelson interferometer (MI) [16] with 6 mm length of L_{TO} to achieve a P_π of only 50 μW , which is the lowest P_π of thermo-optic switches to our knowledge. According to the above, the thermo-optic switches with suspended phase arm can achieve a better FOM for the efficient thermal isolation. Whereas in these applications [15], [16], there are several SiO_2 beams left in air trenches (ATes) to support the suspended phase arms due to the sequentially isotropic dry etching used in underlying silicon removal (USR). These SiO_2 beams would deteriorate the thermal efficiency of switch due to the thermal leakage through them. Therefore, longer phase arm or folded waveguide were designed to achieve lower P_π , causing a bad FOM (larger power-length product). A thermo-optic switch without SiO_2 support beams should be designed to solve this problem.

In this article, we propose and fabricate a low power and compact 1×1 MZI thermo-optic switch with suspended phase arms. The support SiO_2 beams in ATes are no longer needed benefiting from the backside etching process. Different from other works, the adjacent SiO_2 and underlying silicon are removed by an anisotropic etching process separately. The underlying silicon is etched from backside with the chip facing down. In USR, the phase arms are protected by the front protecting photoresist instead of the SiO_2 beams in ATes. Without support SiO_2 beams, the thermal diffusion can be suppressed further. Our thermo-optic switch realizes an ultra-low P_π of 0.48 mW with L_{TO} of 450 μm , representing FOM of only 0.22 mW $\cdot\text{mm}$.

In order to characterize the thermal efficiency and compactness of the proposed switch, the FOM and P_π of different thermo-optic switches are compared in Table 1. The FOM in [19] is as low as 0.054 mW $\cdot\text{mm}$. This value is an order of magnitude better than all other works. This obvious improvement benefits from the thinner BOX of 1 μm used in that work, rather than thermal isolation structure. The buried oxide (BOX) thickness has a great influence on the P_π . The thinner BOX can make smaller cross-section of suspended phase arm, which can maximize the temperature rise leading to smaller P_π . Whereas in common SOI substrate the BOX thickness is 2 - 3 μm to reduce optical coupling to the substrate. In [13], the integrated silicon heater can realize a better FOM (smaller power-length product) by direct heating, whereas the P_π is large due to the thermal diffusion. Compared with other works, the proposed thermo-optic switch can achieve better FOM, benefiting from no SiO_2 support beams in ATes. The heat from the heater can be delivered to the silicon waveguide with lower loss. Lower value of FOM means the proposed switch can realize the same level of P_π in a shorter L_{TO} .

II. DEVICE DESIGN AND FABRICATION

The proposed suspended thermo-optic switch is schematically illustrated in Fig.1. Compared with our previous work [17], the USR is introduced to further enhance the thermal efficiency. The switch is designed on an SOI wafer with a 220 nm thick top silicon layer and a 3 μm thick buried oxide layer. In the MZI bias region, 90° phase difference is introduced to insure the MZI working in linear region [18].

TABLE I

COMPARISONS OF FOM OF DIFFERENT THERMO-OPTIC SWITCHES

Structure	FOM = $P_\pi \cdot L_{TO}$ (mW $\cdot\text{mm}$)	P_π (mW)	L_{TO} (mm)	τ (μs)	BOX (μm)
Integrated Si heater [13]	0.127	12.7	0.01	2.4	3
Spiral waveguide [14]	40.95	6.5	6.3	N.A.	2
Suspended MZI [19]	0.054	0.54	0.1	N.A.	1
Suspended MZI [15]	0.49	0.49	1	266	2
Suspended MI [20]	2.4	0.4	6	1700	15
Suspended MI [16]	0.3	0.05	6	1280	N.A.
This work	0.22	0.48	0.45	530	3




Fig. 1. Schematic of the proposed 1×1 thermo-optic switch: (a) top view, (b) cross-section along cutting line.

The phase arm is isolated by removing the adjacent SiO_2 and underlying silicon. The cross-section of the waveguide is 450 nm $\times$ 220 nm. The width (W_h), thickness (t_h), and length (L_h) of the Ti heater are 1.5 μm , 100 nm, and 450 μm , respectively. The width (W_T) and length of ATes are 2 μm and 450 μm , respectively. The gap between heater and ATes (G_{HT}) is 2 μm . The thickness of SiO_2 cladding (t_c) is set to 500 nm to reduce the thermal conduction path from heater to phase arm.

Compared with the works [15], [16], there are no support beams in ATes beside phase arms due to the backside anisotropic etching process used. The widths (W_{Beam}) and intervals (I_{Beam}) of support beams are usually 2 μm to 5 μm and 30 μm to 50 μm , respectively, to prevent the collapse of phase arms. The heat flux through support beams are simulated by 3D HEAT in Lumerical DEVICE Suite. The temperature distribution of phase arm is shown in Fig.2. The W_{Beam} , I_{Beam} , and length of beams (L_{Beam}) are 3 μm , 50 μm , and 3 μm , respectively. It can be seen that the heat in phase arm diffuses through SiO_2 support beams. The inset shows temperature distribution of support beams. When the length of phase arm is 450 μm , the heat flux through support beams is about 11.5% of total heat.




Fig. 2. The temperature distribution of phase arm with SiO₂ support beams in ATes.




Fig. 3. The temperature distributions of the switches with different thermal isolation structures simulated by Lumerical DEVICE: (a) without thermal isolation structure, (b) with ATes beside phase arm, (c) with USR, and (d) with both ATes and USR.

In order to characterize the thermal efficiency of the proposed switch, the temperature distributions of four switches with different thermal isolation structures were simulated by 2-D Finite-Element simulation in Lumerical DEVICE Suite. The temperature distribution is obtained by solving the heat conduction equation:

$$\rho c_p \frac{\partial T}{\partial t} - \nabla \cdot (k \nabla T) = Q \quad (2)$$

where ρ is mass density, c_p is specific heat, T is temperature, t is time, k is thermal conductivity, and Q is heat energy transfer rate.

Various input powers have been swept, and the results with 5 mW are shown in Figs. 3(a-d). The starting temperature of the SOI substrate is set to 300 K. It can be observed that without thermal isolation structures, the heat diffuses to the whole device and the temperature change of the silicon waveguide is small (about 7 K), whereas with the thermal isolation structure, the heat is confined around the waveguide region creating a high temperature change. Compared Fig. 3(b) with Fig. 3(c), the USR isolates the heat more significantly than the ATes do due to the large thermo-optic coefficient of silicon substrate. Under the same input power, the temperature change of structure in Fig. 3(d) is about 20 times larger than that of structure in Fig. 3(a). Therefore, the switch with thermal isolation structure can work more efficiently.




Fig. 4. (a) The main fabrication processes of the proposed thermo-optic switch, (b) images of fabricated thermo-optic switch.

The devices were fabricated at the Center for Advanced Electronic Materials and Devices (AEMD), China. The main fabrication steps are shown in Fig. 4(a). Firstly, the 720 μm SOI wafer was ground to 300 μm from the backside by Disco BG810 to reduce the etching time in USR. Electron-beam lithography (EBL) was used to define the patterns on the CSAR 6200.09 positive resist. Fully-etched (220 nm) waveguides and shallow-etched (70 nm) focusing grating couplers were transferred to the top silicon layer by inductively coupled plasma (ICP) dry etch successively. Then, 500 nm thick SiO₂ was deposited by plasma enhanced chemical vapor deposition (PECVD) as the upper cladding. 100 nm Ti heater and 700 nm Al pads were sputtered by the multi-target magnetic control sputtering system and defined by lift-off. After that, ATes were patterned by lithography, and etched by dielectric ICP dry etch. Finally, 4 μm thick SiO₂ was deposited on the backside by PECVD as a hard mask at 300°C, and then the front side of the chip was protected by 5 μm thick photoresist. The chip was exposed from the backside by lithography, and underlying silicon was removed by ICP etching using a BOSCH process with the chip facing down. The SiO₂ support beams in ATes were no longer needed due to the phase arms were well supported by the protecting photo resist on the front and the anisotropic etching used in USR. According to the fabrication results, almost all the phase arms are workable, when the length of USR is 420 μm . Fig. 4(b) shows the images of the fabricated thermo-optic switch. The USR region is in a darker color, and its footprint is about 420 $\mu\text{m} \times 180 \mu\text{m}$. The width of USR region is designed much larger than the width of the phase arm for greater backside etching alignment tolerance. The insets show the SEM images of ATes and suspended phase arm cut by focused ion beam (FIB). The SEM image of suspended phase arm is photographed at 65°. The phase arm is trapezoid. The ATes are about 3 μm wider than the design width caused by the deep etching.

To characterize the devices, an Agilent 81960A tunable laser, and an 81636B power meter were used. TE-polarized light was coupled into/out-of the chip through on-chip focusing polarization-dependent grating couplers. The DC bias was




Fig. 5. (a) Transmission for TE mode at 1550 nm as a function of power (the device simulated in Fig. 3d), (b) time-domain response for TE mode at 1550 nm.

applied by a Keithley 2400A dual-channel electronic power source. For the response time (τ) measurement, a GIGOL DF1022U function waveform generator was used to generate a 500 Hz square wave, and a Tektronix CSA7404 was used as the signal analyzer.

III. RESULT AND DISCUSSION

The measured resistance of Ti heater is 6.5 k Ω . Four different thermo-optic MZI switches in simulations have been fabricated. The P_{π} of the switches without thermal isolation structure, with ATes, with USR, and with both ATes and USR are 8.5 mW, 4.12 mW, 2 mW, and 0.48 mW, respectively. Compared with the thermo-optic switch without isolation structure, the power consumption of the proposed switch with both ATes and USR is reduced more than 17 times, needing only 5.6% of the original value. In accordance with the simulation, USR is more efficient than ATes for thermal isolation.

Fig. 5 shows the measurement results of the proposed thermo-optic switch (the device simulated in Fig. 3d). At 1550 nm with TE polarization input, the transmission as a function of power for the proposed switch is shown in Fig. 5(a). The insertion loss and extinction ratio of the switch are 1.5 dB and 21 dB, respectively. At the origin, the phase difference $\Delta\phi$ is not equal to 90° due to the fabrication fluctuation of waveguides. The switching power is 0.48 mW. The 10% - 90% response time is 530 μ s, which is shown in Fig. 5(b), including a rise time of 150 μ s, and a fall time of 380 μ s. The thermal isolation structure makes it difficult to dissipate heat, therefore the fall time is much longer than the rise time. The switching power of the proposed switch can be further reduced by using folded waveguide or MI [16] to increase the L_{TO} . Compared with MZI structure, the light looping in MI arms and the length of tuning region is reduced by half.

IV. CONCLUSION

In conclusion, a low power and compact thermo-optic switch based on an MZI structure is proposed and fabricated with a suspended phase arm. A new backside etching process is applied to remove underlying silicon to release the SiO₂ beams in ATes, which reduces heat loss about 10%. This work defines a new figure of merit FOM to evaluate the design tradeoff in terms of P_{π} and footprint. The proposed switch can realize a better FOM, benefiting from no support SiO₂ beams in ATes. At 1550 nm, the switching power is 0.48 mW,

the 10% - 90% response time is 530 μ s, including a rise time of 150 μ s, and a fall time of 380 μ s, the extinction ratio is 21 dB, and the insertion loss is about 1.5 dB. The power consumption of the proposed switch is reduced more than 17 times, needing only 5.6% of the switch without thermal isolation. The backside etching process can be used in other thermo-optic devices to reduce the switching power.

REFERENCES

- [1] C. A. Brackett, "Dense wavelength division multiplexing networks: Principles and applications," *IEEE J. Sel. Areas Commun.*, vol. 8, no. 6, pp. 948–964, Aug. 1990.
- [2] M. Yano, F. Yamagishi, and T. Tsuda, "Optical MEMS for photonic switching-compact and stable optical crossconnect switches for simple, fast, and flexible wavelength applications in recent photonic networks," *IEEE J. Sel. Topics Quantum Electron.*, vol. 11, no. 2, pp. 383–394, Mar. 2005.
- [3] D. Taillaert, P. Bienstman, and R. Baets, "Compact efficient broadband grating coupler for silicon-on-insulator waveguides," *Opt. Lett.*, vol. 29, no. 23, pp. 2749–2751, 2004.
- [4] Y. Zhang *et al.*, "High-extinction-ratio silicon polarization beam splitter with tolerance to waveguide width and coupling length variations," *Opt. Express*, vol. 24, no. 6, pp. 6586–6593, 2016.
- [5] U. Fischer, K. Petermann, B. Schüpbert, and T. Zinke, "Singlemode optical switches based on SOI waveguides with large cross-section," *Electron. Lett.*, vol. 30, no. 5, pp. 406–408, Mar. 1994.
- [6] J. E. Cunningham *et al.*, "Highly-efficient thermally-tuned resonant optical filters," *Opt. Express*, vol. 18, no. 18, pp. 19055–19063, 2010.
- [7] M. W. Pruessner, T. H. Stievater, M. S. Ferraro, and W. S. Rabinovich, "Thermo-optic tuning and switching in SOI waveguide Fabry-Pérot microcavities," *Opt. Express*, vol. 15, no. 12, pp. 7557–7563, 2007.
- [8] P. Dainesi *et al.*, "CMOS compatible fully integrated Mach-Zehnder interferometer in SOI technology," *IEEE Photon. Technol. Lett.*, vol. 12, no. 6, pp. 660–662, Jun. 2000.
- [9] Y. Shoji, K. Kintaka, S. Suda, H. Kawashima, T. Hasama, and H. Ishikawa, "Low-crosstalk 2×2 thermo-optic switch with silicon wire waveguides," *Opt. Express*, vol. 18, no. 9, pp. 9071–9075, 2010.
- [10] R. Chen, A. I. Hochbaum, P. Murphy, J. Moore, P. Yang, and A. Majumdar, "Thermal conductance of thin silicon nanowires," *Phys. Rev. Lett.*, vol. 101, no. 10, Sep. 2008, Art. no. 105501.
- [11] J. Xia, J. Yu, Z. Wang, Z. Fan, and S. Chen, "Low power 2×2 thermo-optic SOI waveguide switch fabricated by anisotropy chemical etching," *Opt. Commun.*, vol. 232, nos. 1–6, pp. 223–228, 2004.
- [12] G. Cocorullo and I. Rendina, "Thermo-optical modulation at 1.5 μ m in silicon etalon," *Electron. Lett.*, vol. 28, no. 1, pp. 83–85, Jan. 1992.
- [13] M. R. Watts, J. Sun, C. DeRose, D. C. Trotter, R. W. Young, and G. N. Nielson, "Adiabatic thermo-optic Mach-Zehnder switch," *Opt. Lett.*, vol. 38, no. 5, pp. 733–735, 2013.
- [14] A. Densmore *et al.*, "Compact and low power thermo-optic switch using folded silicon waveguides," *Opt. Express*, vol. 17, no. 13, pp. 10457–10465, 2009.
- [15] Q. Fang *et al.*, "Ultralow power silicon photonics thermo-optic switch with suspended phase arms," *IEEE Photon. Technol. Lett.*, vol. 23, no. 8, pp. 525–527, Apr. 15, 2011.
- [16] Z. Lu, K. Murray, H. Jayatilaka, and L. Chrostowski, "Michelson interferometer thermo-optic switch on SOI with a 50- μ W power consumption," *IEEE Photon. Technol. Lett.*, vol. 27, no. 22, pp. 2319–2322, Nov. 15, 2015.
- [17] F. Smith, W. Wang, X. Wang, Y. Li, X. Cheng, and H. Wu, "A design study of efficiency enhancement in silicon photonic thermo-optic phase shifters," in *Proc. IEEE Opt. Interconnects Conf. (OI)*, Apr. 2019, pp. 1–2.
- [18] L. Chrostowski and M. Hochberg, *Silicon Photonics Design: From Devices to Systems*. Cambridge, U.K.: Cambridge Univ. Press, 2015.
- [19] P. Sun and R. M. Reano, "Submilliwatt thermo-optic switches using free-standing silicon-on-insulator strip waveguides," *Opt. Express*, vol. 18, no. 8, pp. 8406–8411, 2010.
- [20] Y. Hashizume, S. Katayose, T. Tsuchizawa, T. Watanabe, and M. Itoh, "Low-power silicon thermo-optic switch with folded waveguide arms and suspended ridge structures," *Electron. Lett.*, vol. 48, no. 19, pp. 1234–1235, 2012.