

# Monolayer MoS<sub>2</sub> Steep-slope Transistors with Record-high Sub-60-mV/decade Current Density Using Dirac-source Electron Injection

Maomao Liu,<sup>1</sup> Hemendra Nath Jaiswal,<sup>1</sup> Simran Shahi,<sup>1</sup> Sichen Wei,<sup>2</sup> Yu Fu,<sup>2</sup> Chaoran Chang,<sup>2</sup>  
Anindita Chakravarty,<sup>1</sup> Fei Yao,<sup>2\*</sup> and Huamin Li<sup>1\*</sup>

<sup>1</sup>Department of Electrical Engineering, University at Buffalo, The State University of New York, Buffalo, NY, USA

<sup>2</sup>Department of Materials Design and Innovation, University at Buffalo, The State University of New York, Buffalo, NY, USA

\*Email: feiyao@buffalo.edu, huaminli@buffalo.edu

**Abstract**—Two-dimensional (2D) semiconductors such as MoS<sub>2</sub> are promising material candidates for next-generation energy-efficient nanoelectronics. For the first time, a 2D steep-slope field-effect transistor (FET) based on novel Dirac-source electron injection (DSEI) was demonstrated where monolayer graphene (Gr) source injects cold electrons to monolayer MoS<sub>2</sub> channel. As an innovative steep transistor concept, this atomically thin 2D DSEI-FET shows the minimum subthreshold swing (SS) of 29 mV/decade and, more importantly, a record-high sub-60-mV/decade current density (over 1  $\mu\text{A}/\mu\text{m}$ ) compared to any state-of-the-art 2D or three-dimensional (3D) tunneling FETs (TFETs) or negative capacitance FETs (NCFETs).

## I. INTRODUCTION

2D semiconductors such as MoS<sub>2</sub> have been extensively explored for energy-efficient nanoelectronics due to the natural quantum confinement in an atomically thin body [1, 2]. However, the SS in MoS<sub>2</sub>-based conventional FETs still suffers from the “Boltzmann tyranny” limit (60 mV/decade at room temperature) which sets a bottleneck to continue minimizing the power dissipation [3, 4]. Various solutions in principle can achieve a sub-60-mV/decade SS, for example, by lowering the transport factor via a band-to-band Zener tunneling effect in MoS<sub>2</sub> TFETs [5, 6], or by reducing the body factor via a ferroelectric gate layer with negative differential capacitance in MoS<sub>2</sub> NCFETs [7-9]. Yet, neither of them has been successfully demonstrated with a sub-60-mV/decade current density higher than 1  $\mu\text{A}/\mu\text{m}$  which is a key metric for logic transistors to benefit from the steep slope [10, 11]. In this work, for the first time, we demonstrated a 2D monolayer MoS<sub>2</sub> steep-slope DSEI-FET. An excellent sub-60-mV/decade SS (across for three decades with the minimum SS of 29 mV/decade) and a record-high steep-slope current density ( $\sim 4 \mu\text{A}/\mu\text{m}$ ) were achieved, compared to any 2D- or 3D-channel-based TFETs and NCFETs. This is due to the “cold” electrons in Gr-enabled DSEI which possesses a more localized carrier density distribution and a shorter thermal tail. Our work revealed the great potential of 2D DSEI-FET as a new type of emerging steep-slope device concept for beyond-CMOS technology.

## II. THEORETICAL INVESTIGATION

**Gr-enabled 2D DSEI.** Conventional 3D or 2D FETs (i.e., Si or monolayer MoS<sub>2</sub> FETs) operate on the basis of thermionic

emission of charge carriers flowing from a normal source over a potential barrier ( $\phi_b$ ) within channel region, as shown in Fig. 1(a) and (b). Owing to the energy ( $E$ ) dependence of the density of states (DOS), i.e.,  $\text{DOS}_{3\text{D}} \sim (E-E_C)^{1/2}$  for 3D materials and  $\text{DOS}_{2\text{D}} \sim (E-E_C)^0$  for 2D materials, the electron density ( $n$ ) in these normal sources follows the Fermi-Dirac distribution, and shows a sub-exponential decay (i.e.,  $n_{3\text{D}} \sim (E-E_C)^{1/2} \exp[(E_F-E)/k_B T]$ ) for 3D materials and an exponential decay (i.e.,  $n_{2\text{D}} \sim \exp[(E_F-E)/k_B T]$ ) for 2D materials, which both present a relatively long Boltzmann tail [12, 13]. Here  $E_F$ ,  $E_C$ ,  $k_B$ , and  $T$  are the Fermi energy, minimum conduction band edge, Boltzmann constant, and temperature, respectively. As a comparison, the monolayer Gr has a linear energy dispersion near the Dirac point. Because the DOS is a linear function of  $E$  (i.e.,  $\text{DOS}_{\text{Gr}} \sim E_{\text{Dirac}}-E$ ),  $n$  in Gr shows a super-exponential decay (i.e.,  $n_{\text{Gr}} \sim (E_{\text{Dirac}}-E) \exp[(E_F-E)/k_B T]$ ) and a short thermal tail which is terminated at  $E_{\text{Dirac}}$ , as shown in Fig. 1(c), where  $E_{\text{Dirac}}$  is the Dirac point energy. A quantitative comparison of the normalized carrier density, i.e.,  $n(E)/n(E_F)$  between MoS<sub>2</sub> and p-type doped Gr is obtained, which indicates a more localized distribution of  $n$  near  $E_F$  in Gr, as shown in Fig. 1(d). Considering a gate-controlled  $\phi_b$  is created at the Gr/MoS<sub>2</sub> heterobilayer interface, the Gr-enabled novel DSEI can be cut off more effectively by the gate, and thus the device can switch faster by breaking the SS limit.

**2D steep-slope MoS<sub>2</sub> DSEI-FET.** The device structure and operation principle of a 2D n-type MoS<sub>2</sub> DSEI-FET is illustrated in Fig. 2(a), where the electron transport path is divided into three regions: Gr source region (p-type doped by applying a constant back-gate voltage ( $V_{BG}$ )), Gr/MoS<sub>2</sub> heterobilayer region, and MoS<sub>2</sub> channel region. At the off state, a top-gate voltage ( $V_{TG}$ ) creates a large  $\phi_b$  at the Gr/MoS<sub>2</sub> interface to prevent the electron injection. As  $V_{TG}$  increases, the device operates in the subthreshold regime, and the current increases due to the thermionic injection of the hot electrons over the reduced  $\phi_b$ . When an energy window, defined as  $E_{\text{Dirac}}-\phi_b$ , is opened for the DSEI, the cold Dirac electrons are allowed to transport from Gr to MoS<sub>2</sub>, which enables the sub-60-mV/decade switching until the device operates at the on state. Based on the Landauer-Büttiker formula at the ballistic transport limit [12, 13], the SS can be plotted as a function of  $\phi_b-E_{\text{Dirac}}$  for a variety of the body factor ( $C$ , ranging from 0 to 1), as shown in Fig. 2(b). The DSEI energy window can be

found when  $\phi_b - E_{Dirac} < 0$ , which shows the sub-60-mV/decade SS even at  $C = 0.2$ . By estimating the Fermi level shift (or doping level,  $E_F - E_{Dirac}$ ) of Gr [14], the SS as a function of  $V_{TG} - V_{Dirac}$  can be obtained, as shown in Fig. 2(c), where  $V_{Dirac}$  is the Dirac point voltage. As  $V_{TG}$  increases, both the normal-source electron injection with a near-60-mV/decade SS and the novel DSEI with a sub-60-mV/decade SS are predicted in succession as the 2D MoS<sub>2</sub> DSEI-FET turns on, giving rise to a “double-minima” feature of the SS in the subthreshold regime.

### III. EXPERIMENTAL DEMONSTRATION

**Device fabrication.** A 2D MoS<sub>2</sub> DSEI-FET was fabricated based on a Gr/MoS<sub>2</sub> heterobilayer, as shown in Fig. 3. Both the monolayer Gr and monolayer MoS<sub>2</sub> were confirmed by Raman spectroscopy and atomic force microscopy (AFM). Ti/Au (10 nm/90 nm) electrodes were patterned and deposited for the configurations of the back-gate normal-source Gr FET, MoS<sub>2</sub> FET, Gr/MoS<sub>2</sub> FET, and the top-gate Dirac-source MoS<sub>2</sub> DSEI-FET, followed by atomic layer deposition (ALD) of an Al<sub>2</sub>O<sub>3</sub> layer (30 nm). After opening a top gating window by wet etching, a room-temperature ionic liquid (DEME-TFSI) was applied to provide a localized high-efficiency electrostatic gating through the electric double layer (EDL) effect [15].

**Device characterization.** Drain current density ( $J_D$ ) was measured as a function of drain voltage ( $V_D$ ),  $V_{BG}$ , and  $V_{TG}$  for various FETs. First, Ohmic contacts were confirmed through linear  $I_V$  relationships in the  $J_D$ - $V_D$  output characteristics of the back-gate FETs, as shown in Fig. 4(a). Their  $J_D$ - $V_{BG}$  transfer characteristics were compared in Fig. (b), where the SS was still constrained by the thermionic limit due to the dominance of the normal-source carrier injection. Then, the room-temperature  $J_D$ - $V_{TG}$  transfer characteristics of the top-gate MoS<sub>2</sub> DSEI-FET were measured at different  $V_{BG}$  levels, which possess an excellent on/off ratio of  $\sim 10^7$ , as shown in Fig. 4(c). Especially, a DSEI-induced sub-60-mV/decade switching was obtained at  $V_{BG} = -80$  V (i.e., the Gr source was doped into p-type), and the minimum SS were obtained as 49 mV/decade in a forward sweep and 29 mV/decade in a backward sweep, as shown in Fig. 4(d). By extracting the SS as a function of  $J_D$ , the sub-60-mV/decade switching sustains for about one decade in the forward sweep and about three decades in the backward sweep, as shown in Fig. 4(e) and (f). The extracted SS as a function of  $V_{TG}$  was also consistent with the theoretical anticipation (see Fig. 2(c)). Due to the novel DSEI-induced steep slope, the transconductance ( $g_m = \partial J_D / \partial V_{TG}$ ) was significantly improved, and its efficiency ( $g_m / J_D$ ) shows the maximum over 400 V<sup>-1</sup> which is about one order of the magnitude higher than the limit (38.5 V<sup>-1</sup>) in the conventional transistors [16], as shown in Fig. 4(g-i). As  $V_{BG}$  increases, the conventional normal-source electron injection becomes dominant, and the minimum SS rises and stabilizes at  $\sim 210$  mV/decade in the forward sweep and  $\sim 90$  mV/decade in the backward sweep, as shown in Fig. 4(j). Both the sub-60-mV/decade SS and the double-minima feature were also observed in other MoS<sub>2</sub> DSEI-FETs, suggesting a good reproducibility, as shown in Fig. 4(k) and (l). With the increasing  $T$ , both the on-state  $J_D$  ( $J_{D,on}$ , obtained at  $V_{TG} = 3.5$  V) and the DSEI-dominated  $J_D$  ( $J_{D,DSEI}$ , obtained at the minimum SS) show a clear increase, being consistent with the

thermionic carrier transport behavior, as shown in Fig. 5.

**Performance benchmarking.** The 2D MoS<sub>2</sub> DSEI-FET in this work was benchmarked with other state-of-the-art beyond-CMOS technologies. Compared to the 14 nm Si-based FinFET CMOS technology [17], the 2D MoS<sub>2</sub> DSEI-FET shows the near-60-mV/decade and sub-60-mV/decade SS in succession as the device switches from off to on state, owing to the injection of the normal-source hot electrons and Dirac-source cold electrons, respectively, as shown in Fig. 6(a). The sub-60-mV/decade SS as a function of  $J_D$  was compared with other steep-slope transistors, including TFETs [18-26], NCFETs [8, 27, 28], and one-dimensional (1D) DSEI-FETs [12] based on a variety of channel materials, as shown in Fig. 6(b). The 2D MoS<sub>2</sub> DSEI-FET possesses the ultimately thin channel ( $\sim 0.65$  nm for monolayer MoS<sub>2</sub>) and especially a record-high steep-slope current density ( $\sim 4$   $\mu\text{A}/\mu\text{m}$ ) compared to any TFET and NCFET technologies based on 2D or 3D channel materials so far. This is due to the novel DSEI mechanism which sustains during the switching until the end of the subthreshold regime.

### IV. CONCLUSION

In this work, we demonstrated the first 2D atomic-thin steep-slope MoS<sub>2</sub> DSEI-FET which showed the outstanding sub-60-mV/decade SS, excellent on/off ratio, and record-high steep-slope current density compared to any 2D- or 3D-channel-based TFETs or NCFETs. With the novel DSEI mechanism, the 2D DSEI-FET has been proved as a new type of emerging steep-slope transistor concept for beyond-CMOS technology.

### ACKNOWLEDGMENT

The authors acknowledge support from the National Science Foundation (NSF) under Award ECCS-1944095, the New York State Energy Research and Development Authority (NYSERDA) under Award 138126, the New York State Center of Excellence in Materials Informatics (CMI) under Award C160186, and the Vice President for Research and Economic Development (VPRED) at the University at Buffalo.

### REFERENCES

- [1] K. S. Novoselov *et al.*, *Science*, vol. 353, pp. 461, 2016. [2] Q. H. Wang *et al.*, *Nat. Nanotech.*, vol. 7, pp. 699, 2012. [3] A. M. Ionescu *et al.*, *Nature*, vol. 479, pp. 329, 2011. [4] D. Jena, *Proc. IEEE*, vol. 101, pp. 1585, 2013. [5] X. Liu *et al.*, *ACS Nano*, vol. 11, pp. 9143, 2017. [6] T. Roy *et al.*, *ACS Nano*, vol. 9, pp. 2071, 2015. [7] M. Si *et al.*, *Nat. Nanotech.*, vol. 13, pp. 24, 2018. [8] Z. Yu *et al.*, *Proc. IEDM Tech. Dig.*, pp. 577, 2017. [9] X. Wang *et al.*, *Nat. Commun.*, vol. 10, no. 3037, 2019. [10] A. Seabaugh *et al.*, *Proc. ESSDERC Tech. Dig.*, pp. 349, 2016. [11] G. V. Resta *et al.*, *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, pp. 1486, 2019. [12] C. Qiu *et al.*, *Science*, vol. 361, pp. 387, 2018. [13] F. Liu *et al.*, *IEEE Trans. Electron Dev.*, vol. 65, pp. 2736, 2018. [14] F. Wang *et al.*, *Science*, vol. 320, pp. 206, 2008. [15] H. Li *et al.*, *J. Phys. Chem. C*, vol. 121, pp. 16996, 2017. [16] L. Xu *et al.*, *Adv. Electron. Mater.*, vol. 6, no. 1901289, 2020. [17] S. Natarajan *et al.*, *Proc. IEDM Tech. Dig.*, pp. 371, 2014. [18] D. Sarkar *et al.*, *Nature*, vol. 526, pp. 91, 2015. [19] G. Dewey *et al.*, *Proc. IEDM Tech. Dig.*, pp. 785, 2011. [20] R. Gandhi *et al.*, *IEEE Electron Dev. Lett.*, vol. 32, pp. 1504, 2011. [21] K. Jeon *et al.*, *Proc. VLSI Symp. Tech. Dig.*, pp. 121, 2010. [22] S. H. Kim *et al.*, *Proc. VLSI Symp. Tech. Dig.*, pp. 178, 2009. [23] L. Knoll *et al.*, *IEEE Electron Dev. Lett.*, vol. 34, pp. 813, 2013. [24] Y. Lu *et al.*, *J. Am. Chem. Soc.*, vol. 128, pp. 3518, 2006. [25] T. Mori *et al.*, *Appl. Phys. Express*, vol. 7, pp. 024201, 2014. [26] E. A. Casu *et al.*, *Proc. IEDM Tech. Dig.*, pp. 508, 2016. [27] J. Zhou *et al.*, *IEEE Electron Dev. Lett.*, vol. 38, pp. 1157, 2017. [28] C. Liu *et al.*, *Proc. VLSI Symp. Tech. Dig.*, pp. 224, 2019.




Fig. 1. (a, b, c) Comparison of energy band diagrams of 3D and 2D normal-source electron injection in conventional Si and MoS<sub>2</sub> FETs, and 2D DSEI in a Gr/MoS<sub>2</sub> heterobilayer, including  $E$ - $k$ ,  $E$ -DOS, and  $E$ - $n$  diagrams. The Gr-enabled DSEI has a short thermal tail terminated at  $E_{Dirac}$ , and can be cut off more efficiently by a gate-controlled  $\phi_b$  at the van der Waals (vdW) interface. (d) Calculated  $E$  as a function of the Fermi-Dirac distribution ( $f(E)$ ) and  $n(E)/n(E_F)$ . Here  $E_F = 0$  eV for both MoS<sub>2</sub> and Gr. Gr is p-type doped and  $E_{Dirac}$  ranges from 0.1 to 0.5 eV.




Fig. 2. (a) Device structure of a 2D MoS<sub>2</sub> DSEI-FET and its energy band diagrams along the electron transport path at the off state, subthreshold, and on state. The red arrows indicate the DSEI and its energy window. (b, c) Calculated SS (lines) as a function of  $\phi_b - E_{Dirac}$  and  $V_{TG} - V_{Dirac}$  at different  $C$  levels, compared with the experimental results (symbols). The dominant regimes of normal-source and Dirac-source electron injection are illustrated by orange and blue backgrounds. A top-gate capacitance of 1  $\mu\text{F}/\text{cm}^2$  is used for calculation.




Fig. 3. (a) Schematic illustration of a 2D MoS<sub>2</sub> DSEI-FET, where S, D, TG, and BG denote the source, drain, top gate, and back gate, respectively. (b) Optical microscopy image of the device after Al<sub>2</sub>O<sub>3</sub> deposition. A top gating window is opened within the Gr/MoS<sub>2</sub> overlapping area for a localized gating effect through an ionic liquid. (c) Raman spectra for the monolayer MoS<sub>2</sub> and monolayer Gr. (d) AFM characterization for the monolayer MoS<sub>2</sub>.




Fig. 4. (a, b)  $J_D$ - $V_D$  output characteristics and  $J_D$ - $V_{BG}$  transfer characteristics of the back-gate Gr FET, MoS<sub>2</sub> FET, and Gr/MoS<sub>2</sub> FET.  $J_{BG}$  is the back-gate leakage current density. (c)  $J_D$ - $V_{TG}$  transfer characteristics of the top-gate MoS<sub>2</sub> DSEI-FET under various  $V_{BG}$ .  $J_{TG}$  is the top-gate leakage current density. Black and red arrows indicate the forward and backward sweeps, respectively. (d) DSEI-induced sub-60-mV/decade switching at  $V_{BG} = -80$  V in the forward and backward sweeps. Blue line is the 60-mV/decade thermionic limit. (e, f) Extracted SS as a function of  $J_D$  in the forward and backward sweeps under various  $V_{BG}$  levels. Dash lines as guides for the eye indicate the double-minima feature of the SS at  $V_{BG} = -80$  V. (g-i) Comparison of  $g_m$  and  $g_m/J_D$  among the back-gate Gr FET, MoS<sub>2</sub> FET, Gr/MoS<sub>2</sub> FET, and top-gate MoS<sub>2</sub> DSEI-FET. (j) The minimum SS as a function of  $V_{BG}$  in the forward and backward sweeps with lines as guides for the eye. (k, l) Reproducibility proven by multiple MoS<sub>2</sub> DSEI-FETs. The sub-60-mV/decade SS and the double-minima feature are illustrated with lines as guides for the eye.




Fig. 5. Extracted  $J_{D,on}$  and  $J_{D,SSmin}$  as a function of  $T$  with lines as guides for the eye.




Fig. 6. Benchmarking of the 2D MoS<sub>2</sub> DSEI-FET with other state-of-the-art steep transistors, including (a) 14 nm FinFET CMOS technology, and (b) 2D or 3D TFETs, NCFETs, and 1D DSEI-FETs based on various channel materials. Our work possesses a record-high steep-slope current density ( $\sim 4$   $\mu\text{A}/\mu\text{m}$ ) compared to any 2D or 3D TFETs or NCFETs.