

# Thermoelectric Properties of Holey Silicon at Elevated Temperatures

Naiming Liu<sup>1\*</sup>, Tianhui Zhu<sup>2\*</sup>, Md Golam Rosul<sup>2</sup>, Jon Peters<sup>3</sup>, John E Bowers<sup>3</sup>, Mona Zebarjadi<sup>1,2,\*</sup>

<sup>1</sup> Department of Materials Science and Engineering, University of Virginia, Charlottesville, VA, 22904, USA

<sup>2</sup> Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, 22904, USA

<sup>3</sup> Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, 93106, USA

\* These authors contributed equally to this work

## Abstract:

Compatibility to the semiconductor industry makes silicon thin film devices attractive for thermoelectric applications. Silicon has a competitive thermoelectric power factor but a large thermal conductivity, which results in an overall small thermoelectric figure of merit, ZT. By patterning arrays of nano-sized holes with spacing less than the average phonon mean free path into the Si thin films, their thermal conductivity can be greatly suppressed while their electronic properties are less affected. We fabricated and measured the electronic and thermal transport properties of such holey Si devices from 300 K to 650 K. Heat diffusion imaging, a hybrid approach that combines thermoreflectance imaging and the heat spreader method was used for the in-plane thermal conductivity measurement and gives a value of  $6.00 \pm 1.83$  W/mK at room temperature. The power factor times temperature is about  $0.52 \pm 0.04$  W/mK at 300 K and  $1.10 \pm 0.09$  W/mK at 650 K. Therefore, ZT of the holey Si device is approximately 0.09 at room temperature and is at least 0.29 at 650 K. Further improvement is possible by optimizing the feature sizes and using surface doping.

## 1. Introduction:

Silicon-based thermoelectric thin-film materials are compatible with well-established semiconductor process technology, and therefore are promising in a broad range of device

---

\* Author to whom correspondence should be addressed: m.zebarjadi@virginia.edu

applications, including thermoelectric sensors integrated into Micro-Electro-Mechanical Systems (MEMS) [1], human energy harvesting [2] and complementary metal-oxide semiconductor (CMOS) MEMS-based thermoelectric power generators [3]. If a favorable efficiency can be achieved, Si thermoelectric devices can be used for many emerging but pressing application scenarios, such as on-chip thermal management [4] and power generation for wearable electronics as well as the Internet of Things (IoT) nodes [5].

Heavily p-doped bulk silicon possesses relatively large thermoelectric power factor times temperature (PFT) of  $\sim 2.24$  W/mK at room temperature [6], suggesting its potential as an excellent thermoelectric material. Silicon has a large lattice thermal conductivity which is up to  $\sim 150$  W/mK at 300 K for pristine bulk Si [7] and  $\sim 100$  W/mK for heavily-doped bulk Si [6]. A combination of large power factor and large thermal conductivity makes silicon an ideal candidate for active cooling applications. [8,9] However, the large thermal conductivity of silicon is not desired for traditional thermoelectric applications and results in a small thermoelectric figure of merit ZT.

Thermal conductivity suppression can be realized by introducing various scattering processes to increase the scattering rates, hence lowering the phonon mean free path ( $l = v\tau$ ), and/or by modifying phonon dispersion relations to lower the speed of sound and the density of states of phonons. Various techniques are used in literature to alter the thermal conductivity of silicon, including alloying, adding embedded nanoparticles for effective phonon scattering, and using low dimensional structures, such as Si/(Si)Ge superlattice [10][11][12][13] and quantum dot (QD) crystals [14][15], in which the periodicities of the superlattice spacing or QD spacing modify the phonon band structures.

Making superstructures oftentimes requires sophisticated epitaxial growths. The top-down fabrication process on monolithic Si, on the other hand, is closer to device-level applications.

Thermal conductivity can be suppressed by introducing boundary/surface scattering according to the Casimir limit [16]. The confinement length scale acts as a cutoff limit for phonon mean free paths (MFPs). Near 100-fold suppression in lattice thermal conductivity was found in Si nanowires (SiNWs), resulting in a great enhancement in the thermoelectric figure of merit, ZT, reaching 0.4 - 0.6 at room temperature [17][18]. In addition, the quantized electronic density of states in 1D SiNWs possesses a large asymmetry, which is expected to increase the Seebeck coefficient if the chemical potential is carefully manipulated. However, the synthesis of uniform, high-density arrays of SiNWs is non-trivial and is not currently feasible for the scalable production of thermoelectric modules.

The other alternative is to morphologically modify Si thin films to obtain nanopatterned holey Si [19][20] or sometimes referred to as Si nanomesh [21]. The structure is more robust compared to SiNWs and can be fabricated by scalable processes using top-down lithography patterning and etching methods. These films are patterned with periodic holes with spacing that is comparable to, or shorter than, the average phonon MFP of silicon. Such structure gives rise to the so-called “necking effect”: the phonons with MFPs longer than the neck size are suppressed. The ballistic phonons scatter off holes and cause a negative local temperature gradient behind the holes, resulting in a significantly reduced thermal conductivity [21][22].

Yu *et al.*[21] found that the thermal conductivity of the Si nanomesh was even smaller than that of the Si nanowires array with the same periodicity (pitch distance), despite the fact that Si nanomesh had a lower surface-to-volume ratio. This indicates that a phononic modification was involved based on the superstructure, where the phonon group velocity decreased due to the flattening of phonon bands. Meanwhile, the electrical properties for the monolithic Si thin film were only slightly reduced in the Si nanomesh with a doping level on the order of  $10^{19} \text{ cm}^2/\text{V}\cdot\text{s}$  [21]. Tang *et*

*al.* [19] performed a complete thermoelectric characterization on a similar holey Si membrane device fabricated via nanosphere lithography and block copolymer lithography. The thermal conductivity was dramatically reduced down to  $1.73 - 2.03 \text{ W/mK}$  in the holey Si device with the neck/pitch size of adjacent holes =  $23/55 \text{ nm}$  and a membrane thickness of  $100 \text{ nm}$ . In addition, the power factor reduced only by a factor of  $\sim 1.5$  compared with the non-holey reference sample, leading to a final ZT of 0.4 at room temperature. However, a more recent work reported a much lower  $ZT \sim 0.05$  in similar samples due to degradation in electrical conductivity as well as a slightly higher measured thermal conductivity [20]. It can be seen that both the transport mechanisms and measurements for holey silicon are quite complex. The properties are rather sensitive to the fine-grained sample specifications, e.g. surface roughness, doping efficiency, and impurities, which are all subject to the fabrication processes.


The works reviewed above are all on *suspended* holey Si films and the thermoelectric transport are characterized at low temperature to room temperature range. A more detailed review of the thermal transport of these nanostructured Si thin films can be found in [23]. In this work, we fabricate and measure a boron-doped holey Si device directly on a silicon on insulator (SOI) wafer, and extend the in-plane thermoelectric transport study to elevated temperature range, which, to the best of our knowledge, has not been reported. Heat diffusion imaging, a hybrid method to measure the in-plane thermal conductivity of thin-film materials using thermoreflectance imaging is used and will be discussed.

## 2. Device and Methods

### 2.1. Device Fabrication

A 4" SOI wafer with a  $100 \text{ nm}$  active Si layer on a  $1 \mu\text{m}$  buried oxide was first sent to Leonard Kroko Inc. for the blanket boron implantation, which would eventually yield a  $3 \times 10^{19} - 1 \times 10^{20}$

cm<sup>-3</sup> p-type doping level (boron 5 keV, 3×10<sup>14</sup> atoms/cm<sup>2</sup> followed by boron, 25 keV, 3×10<sup>14</sup> atoms/cm<sup>2</sup> with 7 degrees off-axis tilt). Rapid thermal annealing was then conducted at 1100 °C for 30 seconds to repair the implant damage and activate the boron dopants. Electron beam lithography (EBL) was used to write a square lattice of dot array to an area size of 30 μm × 200 μm for each device, with a dot (hole) pitch spacing of 100 nm. Resist development was conducted to transfer the pattern onto the Si surface, and reactive ion etching (RIE) was then used to etch the exposed areas to generate an array of holes, with a diameter of ~55 nm (neck size ~45 nm). Subsequently, the active device areas were covered with resist, and the rest of the Si layer was etched down to the buried oxide (BOX) to form arrays of 30 μm × 200 μm Si mesas for the following metallization. A 1 μm Al layer with 50 nm Au capping layer (Al can form Ohmic contact with p-type Si, and the Au cap helps to prevent Al from oxidation) was deposited as contacts for the transport measurements. The holey Si device and the contact configuration are shown in Fig. 1, where the contacts, heater, and thermometers are annotated. The fabricated wafer was then diced into 9 mm × 9 mm chips to be placed in dual in-line packages and wire bonded for the following thermoelectric transport measurements.




**Fig. 1.** a) Holey Si device configuration for transport measurements. b) Close-up of the holey Si thin film, rotated 90° from a). c) SEM image showing the holey Si film on the buried oxide (BOX) layer, as well as the Al/Au metal contact. d) Enlarged view of the holey Si device.

## 2.2.Electrical Transport

The packaged devices were mounted in a JANIS cryostat for electrical transport measurements in the 300 K to 650 K temperature range under vacuum ( $\sim 10^{-6}$  torr). The Seebeck coefficient was measured using a resistive micro-heater and two calibrated thermometers, as annotated in Fig. 1 a) and b). The current was applied to the heater to generate a temperature difference across the two ends of the holey Si mesa as a result of Joule heating. This temperature difference and the produced Seebeck voltage were measured using the two thermometers at the two ends of the sample. Fig. 2 a) displays the Seebeck voltage response of the holey Si device when a 30 mA current was applied to the heater at 350 K. When the heater was turned on, the absolute voltage instantly changed and quickly saturated at  $\sim 225$   $\mu$ V, indicating that a steady-state temperature difference was built up across the two ends of the sample. The resistance versus time curves of the two thermometers was simultaneously measured using two separate lock-in amplifiers as shown in Fig. 2 b) and d). By raising the ambient temperature up about 10 K while keeping the heater OFF, the resistance of the thermometers was calibrated to the corresponding temperature in a separate run, as shown in Fig. 2 c) and e). The thermometer temperatures were extracted accordingly, assuming a constant temperature coefficient of resistance in this case. The temperature difference was determined to be  $0.98 \pm 0.06$  K, giving a Seebeck coefficient of  $239.5 \pm 5.1$   $\mu$ V/K at 350 K. The positive sign of the Seebeck coefficient confirms the p-type conduction mechanism in the boron-doped holey Si device. Using the same method, the temperature dependence of the Seebeck coefficient was obtained and will be discussed in the next section.

The electrical conductivity was measured using the standard four-point probe method. A

small current of  $0.1 \mu\text{A}$  was used for the measurement and a lock-in amplifier was used to improve



**Fig. 2. a)** Seebeck voltage response of the doped holey Si device when the heater is ON/OFF; and the corresponding resistance change of b) thermometer 1 and d) thermometer 2 as a function of time at 350 K. c) and e) are temperature calibration for thermometers in b) and d) respectively.

the signal to noise ratio.

### 2.3.Thermal Transport

In-plane thermal conductivity measurement for thin-film materials still remains challenging in practice. For thin films on a substrate, there are only very few methods available. The two main methods are namely the variable-linewidth  $3\omega$  method [24] and the heat spreader method [25]. Both methods are difficult to implement and require a highly sophisticated device structure for measurement. Cross-plane thermal conductivity is usually measured instead, using the  $3\omega$  method [26] or time-domain thermoreflectance (TDTR) method [27][28], granted that the material is isotropic. Due to its morphology and geometry, thermal transport in holey Si is highly anisotropic. . The thermoreflectance measurement combined with finite element modeling has been used in the past to extract the in-plane thermal conductivity of Si thin films [29]. Here, we use a modified heat spreader method [25] combined with thermoreflectance imaging to extract the in-plane thermal conductivity of the holey Si device. We refer to this method as heat diffusion imaging. This method is more direct and does not require extensive combined modeling. .


The refractive index of the sample surface changes according to the temperature variation ( $\Delta T$ ) and the changes in the reflected light intensity ( $\Delta R/R$ ) are collected by the thermoreflectance imaging system. Their relation can be expressed as [30][31]

$$\frac{\Delta R}{R} = \chi \Delta T, \quad (1)$$

where  $\chi$  is the thermoreflectance coefficient, and it mainly depends on the studied material and the wavelength of the light source. By mapping the spatial changes in the reflectivity, a relative temperature variation profile of the area of interest can be plotted. Except for some well-documented elemental materials, such as Au and Pt, the thermoreflectance coefficient for each material needs to be calibrated to obtain the absolute temperature values.

The thermoreflectance imaging system [32] from MicroSanj in our laboratory and its schematic diagram are shown in Fig. 3. A control unit generates and synchronizes a LED light source (530 nm green light was used in this study) for illumination and a pulsed electrical voltage is applied to the gold line fabricated on the silicon device. The temperature change due to the applied voltage pulse modifies the surface reflection intensity, which is captured by a charge-coupled device (CCD) camera and sent back to the control unit for analysis. The synchronization diagram for a typical transient thermoreflectance measurement can be found in Ref. [31]. A precise lock-in of the light and electrical signals allows the system to capture the transient temperature mapping under bias. Since the thermoreflectance coefficient is usually very small (on the order of  $10^{-4}$  [31]), signals measured by the CCD camera are averaged over many device thermal excitation cycles to improve the signal-to-noise ratio.

The in-plane thermal conductivity of the holey Si active layer can be derived by examining how heat propagates along the film according to the classical fin equation [33]. In our case, the thin



**Fig. 3. a) MicroSanj thermoreflectance imaging system in our laboratory and b) its working schematic diagram.**

film of interest (holey Si) sits on an insulation layer (buried oxide) and the metal line deposited at the end of the film serve as the heater. When a pulsed voltage is applied to the heater, Joule heating

spreads along the film, building up a temperature decay profile away from the heater. This temperature profile obeys the classical fin equation and decays exponentially in the lateral direction [33]. The temperature-position relation can be written as

$$T(x) - T(\infty) \propto e^{-\beta x}, \quad (2)$$


$$\beta = \sqrt{\frac{h_i}{k_x d}}, \quad (3)$$

where  $x$  is the position along the  $x$  axis,  $k_x$  is the in-plane thermal conductivity of the film and  $d$  is the thickness of the film.  $h_i = k_{i,z}/d_i$  accounts for the cross-plane conduction into the insulation layer underneath, where  $k_{i,z}$  and  $d_i$  are the cross-plane thermal conductivity and the thickness of the insulation layer, respectively. With the substrate properties and the geometry known and the temperature profile measured, we can extract the in-plane thermal conductivity of the holey silicon. This approach is identical to the heat spreader method and has been discussed extensively in the past. [25] The heat spreader method has been verified for Si thin films on SiO<sub>2</sub>/Si substrate [34] and for few layer graphene on SiO<sub>2</sub> [35]. Here the main difference is the use of thermal imaging instead of thermometers to measure the temperature profile. There are several advantages. First, we do not need to fabricate extra thermometers. Second, we can measure the temperature directly on the sample. We note that the thermometers in traditional heat spreader method are spaced slightly away from the sample as an electrical insulating layer is needed underneath the metallic thermometers. Finally and most importantly, we are not limited to only few data points. Instead, we can take hundreds of temperature data points along the sample making our fitting more reliable and more accurate.

### 3. Results and Discussion

The measured temperature dependence of the electrical conductivity and the Seebeck coefficient is shown in Fig. 4. The trend indicates a metallic behavior due to the heavy boron doping ( $3 \times 10^{19}$  –  $1 \times 10^{20}$  cm<sup>-3</sup>). The electrical conductivity gradually decreases with increasing temperature, due to higher electron-phonon scattering rates. As the temperature increases, the chemical potential shifts closer to the middle of the bandgap, resulting in a rising Seebeck coefficient.

The corresponding power factor times temperature (PFT) curve is shown in Fig. 4 c), in which a PFT of  $0.52 \pm 0.04$  W/mK at room temperature and a PFT of  $1.10 \pm 0.09$  W/mK at 650 K are obtained. The room-temperature PFT is slightly lower than that of the suspended holey Si film (~ 0.69 W/mK) reported in Ref. [19], but significantly exceeds the reported value of ~ 0.15 W/mK in Ref. [20], with a similar device configuration and doping level. This discrepancy, besides measurement methodology, should come from the distinct fabrication processes, which have direct impacts on surface roughness, doping efficiency, impurity level, etc. Our values are plotted with other Si samples (holey thin films [19,20], non-holey thin films [19,20], polycrystalline thin film [36,37], nanostructured bulk Si [38] and single-crystal bulk [6,39]) of similar doping concentrations for comparison.




**Fig. 4. Temperature dependence of a) electrical conductivity, b) Seebeck coefficient and c) power factor times temperature (PFT) of the doped holey Si device in comparison with doped Si samples from literature [6,20,36–40].** The closed symbols are for holey Si thin films including this work, the open symbols are for plain Si thin films, the crossed symbols are for single crystal bulk Si, the star symbols are for polycrystalline thin films and the hexagonal symbols are for nanostructured bulk. All samples are boron doped with carrier concentrations noted in the legend. The thin films are 100 nm thick unless otherwise noted.

In order to measure thermal conductivity, a pulsed voltage of up to 5 V, with 5 to 10 ms pulse width and 30% duty cycle, was applied to the heater deposited at one end of the thin-film and the resulting temperature drop was measured using the thermoreflectance method. Fig. 5 shows the temperature

gradient map over the thin film in steady-state averaged over a few hundred thermal cycles. As shown in Fig. 5, we also repeated the measurement on a non-holey silicon thin film as a reference and a base for comparison. The reference silicon thin-film is lightly doped ( $\sim 10^{16} \text{ cm}^{-3}$ ) and has the same dimension (100 nm thick). It can be observed that the resultant temperature rise from the heater extends over longer distance on the non-holey Si thin film than on the holey Si one, due to a much larger thermal conductivity.

Since  $\beta$  is derived from the exponential fitting factor of the temperature profile, calibration for the exact thermoreflectance coefficient to get the absolute temperature map is not necessary and an arbitrary unit is adopted for the temperature. The same constant thermoreflectance coefficient is assumed for all the temperature maps. Multiple temperature gradient line profiles along the length of the Si thin films, which start from just outside the edge of the perpendicular heater line and point away from the heater, have been taken on each device to reduce the uncertainty in the results. The representative temperature profiles of both films are shown in Fig.5 c) and d). The distance/pixel of these temperature maps obtained with 100 x magnification objective is about 60 nm so we do not have the resolution to detect the temperature change across a hole of 55 nm diameter.




**Fig. 5.** Temperature variation maps of a) plain, non-holey Si and b) holey Si sample produced by the thermal imaging system with 4 V applied to the heater at one end of the sample, and 530 nm LED illumination. Note that the heater in a) is shown in dark color because its thermoreflectance coefficient has an opposite sign to the coefficient assumed. c) and d) are representative temperature decay profiles on a) the non-holey and b) the holey Si devices. Arbitrary unit for temperature, relative to the thermoreflectance coefficient used, is adopted here.

The parameter  $\beta$  and thus the in-plane thermal conductivity can be extracted by performing an exponential fit to the temperature line profiles according to Eq. (3). The thickness of the holey silicon film for our sample is 100 nm and that of the insulating  $\text{SiO}_2$  layer is 2  $\mu\text{m}$ . The thermal conductivity of the thermally grown  $\text{SiO}_2$  is  $\sim 1.35 \text{ W/m K}$  [41]. The heat conductance of the

substrate is  $h_i = 6.75 \times 10^5$  W/(m<sup>2</sup>K). The convection to the surroundings is in parallel with  $h_i$  and is on the order of 10 W/(m<sup>2</sup>K) [33], which is negligible compared to the heat leak to the substrate. The thermal contact conductance between the holey silicon layer and the SiO<sub>2</sub> layer is in series with  $h_i$  and is much larger (about 2 G W/m<sup>2</sup>K [42–44]), which makes it also negligible.

Rearranging Eq. 1, the in-plane thermal conductivity is  $k_x = \frac{h_i}{a\beta^2} = \frac{6.75 \times 10^{12}}{\beta^2}$  W/mK. Using the values of  $\beta$  obtained from the exponential fitting curves, the average  $k_x$  for the plain Si sample is  $\sim 73.21 \pm 1.54$  W/mK, while that for holey Si is  $\sim 6.0 \pm 0.2$  W/mK at room temperature. For plain Si thin films with doping concentrations smaller than 10<sup>17</sup> cm<sup>-3</sup>, the phonon-boundary scattering dominates over the phonon-impurity scattering [45] and thus it is possible to compare our value with thermal conductivity of pure silicon thin films. The value obtained for plain Si thin film is consistent with previous experimental studies on nearly intrinsic Si samples of similar thickness [46–48] within reasonable errors, which validates our measurement.

Our thermoreflectance imaging setup was then moved to a cryostat with an optical window for measurements up to 391 K. The thermal conductivity of the underlying SiO<sub>2</sub> at those temperatures has been taken from the recommended values for fused bulk SiO<sub>2</sub> [7]. As shown in Fig. 6 a), the in-plane thermal conductivity of holey Si decreases with rising temperatures due to increased phonon scattering. At 391 K, the thermal conductivity is about  $3.8 \pm 0.3$  W/mK.



**Fig. 6. Temperature dependence of a) thermal conductivity of our holey Si device compared with other holey Si devices from literature, b) the thermal conductivity of Si samples with similar carrier concentrations and c) the figure of merit, ZT. The closed black symbol represents our experimental data and the open black symbols give our projected ZT by assuming a constant thermal conductivity against temperature higher than 391 K. The results are compared with data from literature [6,20,36–40]. All samples are boron doped with carrier concentrations noted in the legend. The thin films are 100 nm thick unless otherwise noted.**

The thermoelectric figure of merit, ZT, can then be calculated for the holey Si device. At room temperature, ZT is approximately 0.09. As the temperature increases, the rate of change in its thermal conductivity gradually decreases. We expect minor changes in the thermal conductivity of holey Si above 400 K and we can estimate the lower limit of its ZT at higher temperatures by

assuming a constant thermal conductivity  $3.8 \pm 0.3$  W/mK. The projected temperature dependence of ZT is provided in Fig. 6 b). The holey Si device becomes more efficient at elevated temperatures, with its ZT exceeding 0.29 at 650 K.

A comparison of the room temperature thermoelectric properties between our holey Si device and other Si samples reported in literature is provided in Table 1. Our room temperature ZT shows more than 4 times improvement over the highly-doped bulk Si sample [6], due to the 16-fold reduction in thermal conductivity. For holey Si thin films, the phonon MFP, and thus the thermal conductivity, is reduced with reduction in the neck size, i.e. the distance between neighboring holes [23]. Due to a larger neck size compared to the other two reports on holey Si devices [19,20], the thermal conductivity is slightly higher. Nevertheless, the room temperature ZT is still higher than that in Ref. [20] due to a superior electrical transport performance.

Sample	Carrier Concentration ( $\text{cm}^{-3}$ )	Electrical Conductivity (S/cm)	Seebeck Coefficient ( $\mu\text{V/K}$ )	Thermal Conductivity (W/mK)	ZT
Highly doped bulk Si	$8.1 \times 10^{19}$	$\sim 588.2$	328	102	0.022
Holey Si with 23 nm neck size	$5 \times 10^{19}$	$\sim 320$	$\sim 265$	$1.73 \pm 0.06$	0.4
Holey Si with 24 nm neck size	$2.0 \times 10^{19}$	$\sim 80$	$270 \pm 22$	$\sim 4$	0.05
Our device with 45 nm neck size	$3 - 10 \times 10^{19}$	$312 \pm 1$	$235 \pm 10$	$6.00 \pm 1.83$	0.09

**Table 1. Measured thermoelectric properties of our holey Si device compared with other Si samples reported in literature [6,19,20] at 300 K. All samples are p-type.**

#### 4. Conclusions

A nanopatterned holey silicon device was fabricated and its thermoelectric properties were studied for the first time at elevated temperatures (up to 650K). The heat diffusion imaging was developed for the in-plane thermal conductivity measurement. A greatly suppressed thermal conductivity of  $6.0 \pm 0.2$  W/mK was obtained at room temperature due to enhanced phonon scattering by the nanopatterned holey morphology. The PFT is  $0.52 \pm 0.04$  W/mK, leading to a ZT of  $\sim 0.09$  at room temperature. An improved thermoelectric performance was observed at elevated temperatures, with a doubled PFT of  $1.10 \pm 0.09$  W/mK at 650 K. Thus, a lower limit on ZT of  $\sim 0.29$  at 650 K can be estimated, assuming a constant thermal conductivity with temperature. Both the nanofabricated material and the transport measurement methodology are of great interest in thermoelectric device applications.

## Acknowledgment

This work was supported by the National Science Foundation grant no. 1653268 (to N.L. and M.Z.) and Kavli Foundation (J.P and J.E.B).

## Reference:

- [1] P.-H. Kao, P.-J. Shih, C.-L. Dai, M.-C. Liu, Fabrication and Characterization of CMOS-MEMS Thermoelectric Micro Generators, *Sensors. 10* (2010) 1315–1325. <https://doi.org/10.3390/s100201315>.
- [2] M.K. Kim, M.S. Kim, S. Lee, C. Kim, Y.J. Kim, Wearable thermoelectric generator for harvesting human body heat energy, *Smart Mater. Struct. 23* (2014). <https://doi.org/10.1088/0964-1726/23/10/105002>.
- [3] J. Xie, C. Lee, H. Feng, Design, fabrication, and characterization of CMOS MEMS-Based thermoelectric power generators, *J. Microelectromechanical Syst. 19* (2010) 317–324. <https://doi.org/10.1109/JMEMS.2010.2041035>.
- [4] G.J. Snyder, M. Soto, R. Alley, D. Koester, B. Conner, Hot spot cooling using embedded thermoelectric coolers, *Twenty-Second Annu. IEEE Semicond. Therm. Meas. Manag. Symp.* (2006) 135–143. <https://doi.org/10.1109/stherm.2006.1625219>.
- [5] M. Haras, T. Skotnicki, Thermoelectricity for IoT – A review, *Nano Energy. 54* (2018) 461–476. <https://doi.org/10.1016/j.nanoen.2018.10.013>.
- [6] A. Stranz, J. Kähler, A. Waag, E. Peiner, Thermoelectric Properties of High-Doped Silicon from Room Temperature to 900 K, *J. Electron. Mater. 42* (2013) 2381–2387. <https://doi.org/10.1007/s11664-013-2508-0>.
- [7] Y.S. Touloukian, R.W. Powell, C.Y. Ho, P.G. Klemens, *Volume 1 : Thermal conductivity - Metallic elements and alloys*, 1970.
- [8] M. Zebarjadi, Electronic cooling using thermoelectric devices, *Appl. Phys. Lett. 106* (2015) 203506. <https://doi.org/10.1063/1.4921457>.

[9] M.J. Adams, M. Verosky, M. Zebarjadi, J.P. Heremans, Active Peltier Coolers Based on Correlated and Magnon-Drag Metals, *Phys. Rev. Appl.* 11 (2019) 54008. <https://doi.org/10.1103/PhysRevApplied.11.054008>.

[10] T. Koga, X. Sun, S.B. Cronin, M.S. Dresselhaus, Carrier pocket engineering applied to “strained” Si/Ge superlattices to design useful thermoelectric materials, *Appl. Phys. Lett.* 75 (1999) 2438–2440. <https://doi.org/10.1063/1.125040>.

[11] C.K. Liu, C.K. Yu, H.C. Chien, S.L. Kuo, C.Y. Hsu, M.J. Dai, G.L. Luo, S.C. Huang, M.J. Huang, Thermal conductivity of Si/SiGe superlattice films, *J. Appl. Phys.* 104 (2008). <https://doi.org/10.1063/1.3032602>.

[12] G. Isella, D.J. Paul, S. Cecchi, J. Stangl, J. Frigerio, L. Ferre Llin, A. Samarelli, J.P. Hague, Y. Zhang, P. Dobson, E. Müller, T. Etzelstorfer, J.M.R. Weaver, D. Chrastina, J.R. Watling, The thermoelectric properties of Ge/SiGe modulation doped superlattices, *J. Appl. Phys.* 113 (2013) 233704. <https://doi.org/10.1063/1.4811228>.

[13] M.S. Dresselhaus, G. Chen, M.Y. Tang, R.G. Yang, H. Lee, D.Z. Wang, Z.F. Ren, J.-P. Fleurial, P. Gogna, New Directions for Low-Dimensional Thermoelectric Materials, *Adv. Mater.* 19 (2007) 1043–1053. <https://doi.org/10.1002/adma.200600527>.

[14] C. Dais, G. Mussler, T. Fromherz, E. Müller, H.H. Solak, D. Grützmacher, SiGe quantum dot crystals with periods down to 35 nm, *Nanotechnology*. 26 (2015) 255302. <https://doi.org/10.1088/0957-4484/26/25/255302>.

[15] J.M. Amatya, H. Heinrich, J. Tersoff, J.A. Floro, Growth of SiGe epitaxial quantum dots on patterned Si (001) surfaces by in situ annealing of initially conformal layers, *J. Appl. Phys.* 124 (2018). <https://doi.org/10.1063/1.5050921>.

[16] H.B.G. Casimir, Note on the conduction of heat in crystals, *Physica*. 5 (1938) 495–500. [https://doi.org/10.1016/S0031-8914\(38\)80162-2](https://doi.org/10.1016/S0031-8914(38)80162-2).

[17] A.I. Boukai, Y. Bunimovich, J. Tahir-Kheli, J.-K. Yu, W.A. Goddard, J.R. Heath, Silicon nanowires as efficient thermoelectric materials, *Mater. Sustain. Energy*. (2010) 116–119. [https://doi.org/10.1142/9789814317665\\_0018](https://doi.org/10.1142/9789814317665_0018).

[18] A.I. Hochbaum, R. Chen, R.D. Delgado, W. Liang, E.C. Garnett, M. Najarian, A. Majumdar, P. Yang, Enhanced thermoelectric performance of rough silicon nanowires, *Nature*. 451 (2008) 163–167. <https://doi.org/10.1038/nature06381>.

[19] J. Tang, H.-T. Wang, D.H. Lee, M. Fardy, Z. Huo, T.P. Russell, P. Yang, Holey Silicon as an Efficient Thermoelectric Material, *Nano Lett.* 10 (2010) 4279–4283. <https://doi.org/10.1021/nl102931z>.

[20] J. Lim, H. Wang, J. Tang, S.C. Andrews, H. So, J. Lee, D.H. Lee, T.P. Russell, P. Yang, Simultaneous Thermoelectric Property Measurement and Incoherent Phonon Transport in Holey Silicon, *ACS Nano*. 10 (2016) 124–132. <https://doi.org/10.1021/acsnano.5b05385>.

[21] J.K. Yu, S. Mitrovic, D. Tham, J. Varghese, J.R. Heath, Reduction of thermal conductivity in phononic nanomesh structures, *Nat. Nanotechnol.* 5 (2010) 718–721. <https://doi.org/10.1038/nnano.2010.149>.

[22] Q. Hao, Y. Xiao, H. Zhao, Characteristic length of phonon transport within periodic nanoporous thin films and two-dimensional materials, *J. Appl. Phys.* 120 (2016) 065101. <https://doi.org/10.1063/1.4959984>.

[23] M. Nomura, J. Shiomi, T. Shiga, R. Anufriev, Thermal phonon engineering by tailored nanostructures, *Jpn. J. Appl. Phys.* 57 (2018) 080101. <https://doi.org/10.7567/JJAP.57.080101>.

[24] D.G. Cahill, Thermal conductivity measurement from 30 to 750 K: the  $3\omega$  method, *Rev. Sci. Instrum.* 61 (1990) 802. <https://doi.org/10.1063/1.1141498>.

[25] C. Dames, Measuring the thermal conductivity of thin films: 3 omega and related electrothermal methods, *Annu. Rev. Heat Transf.* 16 (2013) 7–49. <https://doi.org/10.1615/annualrevheattransfer.2012004678>.

[26] D.G. Cahill, H.E. Fischer, T. Klitsner, E.T. Swartz, R.O. Pohl, Thermal conductivity of thin films: Measurements and understanding, *J. Vac. Sci. Technol. A Vacuum, Surfaces, Film*. 7 (1989) 1259–1266. <https://doi.org/10.1116/1.576265>.

[27] D.G. Cahill, Analysis of heat flow in layered structures for time-domain thermoreflectance, *Rev. Sci. Instrum.* 75 (2004) 5119–5122. <https://doi.org/10.1063/1.1819431>.

[28] M. Xiao, M.G. House, H.W. Jiang, Measurement of the spin relaxation time of single electrons in a silicon metal-oxide-semiconductor-based quantum dot, *Phys. Rev. Lett.* 104 (2010) 3–6. <https://doi.org/10.1103/PhysRevLett.104.096801>.

[29] M.S. Aubain, P.R. Bandaru, In-plane thermal conductivity determination through thermoreflectance

analysis and measurements, (2011). <https://doi.org/10.1063/1.3647318>.

[30] S. Grauby, B.C. Forget, S. Holé, D. Fournier, High resolution photothermal imaging of high frequency phenomena using a visible charge coupled device camera associated with a multichannel lock-in scheme, *Rev. Sci. Instrum.* 70 (2002) 3603–3608. <https://doi.org/10.1063/1.1149966>.

[31] D. Kendig, K. Yazawa, A. Shakouri, High resolution thermal characterization of a GaAs MMIC, *Dig. Pap. - IEEE Radio Freq. Integr. Circuits Symp.* 2015–Novem (2015) 51–54. <https://doi.org/10.1109/RFIC.2015.7337702>.

[32] J. Christofferson, A. Shakouri, Thermoreflectance based thermal microscope, *Rev. Sci. Instrum.* 76 (2005) 024903. <https://doi.org/10.1063/1.1850632>.

[33] F.P. Incropera, D.P. DeWitt, T.L. Bergman, A.S. Lavine, *Fundamentals of Heat and Mass Transfer*, 6 ed., Wiley, Hoboken, NJ, 2007, (n.d.).

[34] M. Asheghi, M.N. Touzelbaev, K.E. Goodson, Y.K. Leung, S.S. Wong, Temperature-Dependent Thermal Conductivity of Single-Crystal Silicon Layers in SOI Substrates, *J. Heat Transfer.* 120 (1998) 30–36. <https://doi.org/10.1115/1.2830059>.

[35] W. Jang, Z. Chen, W. Bao, C.N. Lau, C. Dames, Thickness-Dependent Thermal Conductivity of Encased Graphene and Ultrathin Graphite, *Nano Lett.* 10 (2010) 3909–3913. <https://doi.org/10.1021/nl101613u>.

[36] K. Valalaki, N. Vouroutzis, A.G. Nassiopoulou, Significant enhancement of the thermoelectric figure of merit of polycrystalline Si films by reducing grain size, *J. Phys. D. Appl. Phys.* 49 (2016) 315104. <https://doi.org/10.1088/0022-3727/49/31/315104>.

[37] A. Jacquot, W.L. Liu, G. Chen, J.-P. Fleurial, A. Dauscher, B. Lenoir, Figure-of-merit and emissivity measurement of fine-grained polycrystalline silicon thin films, in: *Twenty-First Int. Conf. Thermoelectr. 2002. Proc. ICT '02*, IEEE, 2002: pp. 118–121. <https://doi.org/10.1109/ICT.2002.1190279>.

[38] V. Kessler, D. Gautam, T. Hülser, M. Spree, R. Theissmann, M. Winterer, H. Wiggers, G. Schierning, R. Schmechel, Thermoelectric properties of nanocrystalline silicon from a scaled-up synthesis plant, *Adv. Eng. Mater.* 15 (2013) 379–385. <https://doi.org/10.1002/adem.201200233>.

[39] Y. Ohishi, J. Xie, Y. Miyazaki, Y. Aikebaier, H. Muta, K. Kurosaki, S. Yamanaka, N. Uchida, T. Tada, Thermoelectric properties of heavily boron- and phosphorus-doped silicon, *Jpn. J. Appl. Phys.* 54 (2015) 071301. <https://doi.org/10.7567/JJAP.54.071301>.

[40] J. Tang, H.-T. Wang, D.H. Lee, M. Fardy, Z. Huo, T.P. Russell, P. Yang, Holey Silicon as an Efficient Thermoelectric Material, *Nano Lett.* 10 (2010) 4279–4283. <https://doi.org/10.1021/nl102931z>.

[41] T. Yamane, N. Nagai, S.I. Katayama, M. Todoki, Measurement of thermal conductivity of silicon dioxide thin films using a  $3\omega$  method, *J. Appl. Phys.* 91 (2002) 9772–9776. <https://doi.org/10.1063/1.1481958>.

[42] E. Lampin, Q.-H. Nguyen, P.A. Francioso, F. Cleri, Thermal boundary resistance at silicon-silica interfaces by molecular dynamics simulations, *Appl. Phys. Lett.* 100 (2012) 131906. <https://doi.org/10.1063/1.3698325>.

[43] J. Chen, G. Zhang, B. Li, Thermal contact resistance across nanoscale silicon dioxide and silicon interface, *J. Appl. Phys.* 112 (2012) 064319. <https://doi.org/10.1063/1.4754513>.

[44] S.S. Mahajan, G. Subbarayan, B.G. Sammakia, Estimating Kapitza Resistance Between Si-SiO<sub>2</sub> Interface Using Molecular Dynamics Simulations, *IEEE Trans. Components, Packag. Manuf. Technol.* 1 (2011) 1132–1139. <https://doi.org/10.1109/TCPMT.2011.2112356>.

[45] M. Asheghi, K. Kurabayashi, R. Kasnavi, K.E. Goodson, Thermal conduction in doped single-crystal silicon films, *J. Appl. Phys.* 91 (2002) 5079. <https://doi.org/10.1063/1.1458057>.

[46] Y.S. Ju, K.E. Goodson, Phonon scattering in silicon films with thickness of order 100 nm, *Appl. Phys. Lett.* 74 (1999) 3005. <https://doi.org/10.1063/1.123994>.

[47] W. Liu, M. Asheghi, Thermal conduction in ultrathin pure and doped single-crystal silicon layers at high temperatures, (2005). <https://doi.org/10.1063/1.2149497>.

[48] W. Liu, M. Asheghi, Thermal Conductivity Measurements of Ultra-Thin Single Crystal Silicon Layers, (2006). <https://doi.org/10.1115/1.2130403>.