

Efficient Tiled Sparse Matrix Multiplication through Matrix Signatures

Süreyya Emre Kurt
University of Utah
Salt Lake City, Utah
semre@cs.utah.edu

Aravind Sukumaran-Rajam
Washington State University
Pullman, Washington
a.sukumaranrajam@wsu.edu

Fabrice Rastello
Univ. Grenoble Alpes, Inria, CNRS,
Grenoble INP, LIG,
38000 Grenoble, France
fabrice.Rastello@inria.fr

P. Sadayappan
University of Utah
Salt Lake City, Utah
saday@cs.utah.edu

Abstract—Tiling is a key technique to reduce data movement in matrix computations. While tiling is well understood and widely used for dense matrix/tensor computations, effective tiling of sparse matrix computations remains a challenging problem. This paper proposes a novel method to efficiently summarize the impact of the sparsity structure of a matrix on achievable data reuse as a one-dimensional *signature*, which is then used to build an analytical cost model for tile size optimization for sparse matrix computations. The proposed model-driven approach to sparse tiling is evaluated on two key sparse matrix kernels: Sparse Matrix - Dense Matrix Multiplication (SpMM) and Sampled Dense-Dense Matrix Multiplication (SDDMM). Experimental results demonstrate that model-based tiled SpMM and SDDMM achieve high performance relative to the current state-of-the-art.

Index Terms—sparse matrix signature, sparse tiling, SpMM, SpMDM, Sparse Dense Matrix Multiplication, Multi-core

I. INTRODUCTION

Sparse Matrix Multi-vector multiplication (SpMM, also sometimes called Sparse-Matrix Dense-Matrix Multiplication, or SpMDM) and Sampled Dense Dense Matrix Multiplication (SDDMM) are important kernels used in many domains like Fluid Dynamics, Data Analytics, Economic Modelling, and Machine Learning [15], [16]. In areas like Machine Learning and Artificial Neural Networks, these kernels are used iteratively over and over again, therefore optimized implementations are important for many software frameworks like Tensorflow [2] and PyTorch [29]. Several recent efforts have sought to exploit sparsity in deep learning, using an SpMM formulation [11], [17], [22]. Examples of the use of SpMM from numerical simulation include the Locally Optimal Block Preconditioned Conjugate Gradient (LOBPCG) method for finding eigenvalues of a matrix [4], [21], and iterative solvers with multiple right-hand sides, like the Krylov subspace iterative solvers that use SpMV at their core. Sampled Dense-Dense Matrix Multiplication (SDDMM) is a kernel that can be used as a core operation in an efficient formulation of factorization algorithms in machine learning, such as Alternating Least Squares (ALS) [19], Sparse Factor Analysis (SFA) [20] and topic modeling algorithms like Latent Dirichlet Allocation (LDA) [5] and Gamma Poisson (GaP) [37], as describe in detail by Zhao and Canny [8].

A. The challenge of tiling sparse matrix multiplication

The cost of performing arithmetic/logic operations on current processors is significantly lower than the cost of moving data from memory to the ALU (arithmetic/logic units), whether measured in terms of latency or throughput. The reduction of data movement between nodes of a parallel computing system, as well as within the memory hierarchy of each node, is critical for achieving high performance. Therefore data locality optimization is of fundamental importance. Tiling is a key technique for optimizing data movement in dense matrix computations like matrix-matrix multiplication, LU decomposition, and Cholesky factorization. Tiling can enable significant data reuse in levels of cache, so that the limited main-memory bandwidth does not constrain performance. While techniques for tiling of regular computations using dense arrays are well understood and have been incorporated into compilers [6], [26], [27], [39], data locality optimization for parallel irregular sparse computations remains a significant challenge. A number of research efforts have sought to develop compile-time analysis and transformation techniques for sparse computations [24], [30], [31], [36], [38] but the current state of knowledge and tools are quite far from being able to make a practical impact on optimizing SpMM to exceed performance of available implementations in libraries like Intel's MKL.

A key issue with tiled parallel matrix computations is that of tile size selection, since the choice of tile sizes has a significant impact on performance. If the chosen tile sizes are too small, the cache is under-utilized and sub-optimal data reuse in cache results in high volume of expensive data movement from memory. If the tile sizes are too big, the cache capacity is insufficient to retain the data for reuse within the tile, resulting in excessive cache misses and high volume of data movement from memory. The issue of analytical modeling for effective tile-size selection for dense matrix computations has been the subject of significant research [9], [32], [35], [42]. However, to the best of our knowledge, no prior work has developed a model-driven approach for selection of tile sizes for any sparse matrix computation. While some recent work [12], [13] has focused on tiled sparse matrix computations, the choice of tile sizes was done using empirical heuristics and auto-tuning over a space of choices.

B. Sparse-matrix signatures for model-guided tiling

A significant challenge in modeling the impact of tile size on data movement with sparse matrix computations is that the amount of data movement depends not only on the number of non-zero elements but on pattern of non-zeros. We use a simple example to illustrate this. We first measured the volume of data movement and achieved performance using the SpMM implementation in Intel’s Math Kernel Library (MKL) for forming the product of a $100K \times 100K$ banded sparse matrix (band-size of 97) and a $100K \times 128$ dense matrix. The data volume to/from main memory was measured to be 4×10^8 bytes and achieved performance was 20 GFLOPS. The non-zero elements of the banded sparse matrix were then randomly reordered by performing a randomized row/column permutation. So the total number of arithmetic operations remains unchanged, but the measured data volume from memory shot up to 10^{11} bytes and performance dropped to 0.5 GFLOPS. Thus, the 2D distribution of non-zeros of a sparse matrix can have a significant impact on performance. The question we address in this paper is: *Can the impact of the 2D pattern of non-zero elements on performance of sparse matrix computations be captured in some form that can be effectively used to perform model-driven data-locality optimization for such computations?*

In this paper, we address this problem and develop a novel approach to enable effective model-driven tiled execution of two important sparse-matrix primitives – SpMM and SDDMM. The key to the modeling approach is to express data movement volume in terms of a compact one dimensional function *signature* for a sparse matrix that succinctly captures the impact of the non-zero structure of the matrix on data movement for the class of computations. The compact signature is then used to perform model-driven tile-size optimization. We also present a novel algorithm to efficiently generate the sparse-matrix signature. We demonstrate the utility of the new abstractions by developing new implementations of tiled SpMM and SDDMM for multicore/manycore processors.

The key contributions are as follows:

- We relate data movement requirements for sparse matrix computations to a sparse-matrix *locality-signature* that can be pre-computed once and reused for optimizing SpMM and SDDMM for execution on different target platforms.
- We develop a novel algorithm for efficient computation of the sparse-matrix locality-signature.
- We develop efficient model-guided tiled SpMM and SDDMM implementations based on use of the summarized sparse-matrix signatures.

II. BACKGROUND AND OVERVIEW OF APPROACH

In this section, we first provide some background on two sparse matrix computations of focus in this work, SpMM and SDDMM, and then present a high-level overview of key ideas behind the approach we develop for model-driven tiling of these sparse matrix computations.

Algorithm 1: Sequential SpMM

```

input :   CSR S[M][N], dense I[N][K]
output:  float O[M][K]
1 for  $i = 0$  to  $M-1$  do
2   for  $j = S.\text{rowptr}[i]$  to  $S.\text{rowptr}[i+1]-1$  do
3     for  $k = 0$  to  $K-1$  do
4        $O[i][k] += S.\text{value}[j] * I[S.\text{colidx}[j]][k]$ 

```

Algorithm 2: Sequential SDDMM

```

input :   CSR S[M][N], dense A[M][K], dense B[N][K]
output:  CSR P[M][N]
1 for  $i = 0$  to  $M-1$  do
2   for  $j = S.\text{rowptr}[i]$  to  $S.\text{rowptr}[i+1]-1$  do
3     for  $k = 0$  to  $K-1$  do
4        $P.\text{values}[j] += A[i][k] * B[S.\text{colidx}[j]][k]$ 
5 for  $i = 0$  to  $M-1$  do
6   for  $j = S.\text{rowptr}[i]$  to  $S.\text{rowptr}[i+1]-1$  do
7      $P.\text{values}[j] *= S.\text{values}[j]$ 

```

The most commonly used sparse matrix representation is the Compressed Sparse Row (CSR) representation [33]. In CSR, three 1D arrays are maintained: *rowptr*, *colidx* and *values*. The i -th entry of the *rowptr* array represents an offset to the start of a compacted set of entries in the *values* and *colidx* arrays that hold the numerical values and column-indices, respectively, of the non-zero elements in row i .

SpMM: Sparse Matrix-Matrix product (also called Sparse Matrix Multivector product) multiplies an input $M \times N$ sparse matrix \mathcal{S} and an input $N \times K$ dense matrix \mathcal{I} to produce a dense $M \times K$ matrix \mathcal{O} , i.e., $\mathcal{O} = \mathcal{S}\mathcal{I}$. Algorithm 1 shows the corresponding pseudocode. The outer i loop traverses all rows of \mathcal{S} , and for each row, the j loop accesses the non-zero elements from the CSR representation of \mathcal{S} and multiplies it with with all elements (inner k loop) from the appropriate row of \mathcal{I} (corresponding to the column index of the nonzero element of \mathcal{S}) to accumulate to the elements of row i of \mathcal{O} .

SDDMM: SDDMM computes the product of two dense matrices (\mathcal{A} and \mathcal{B}) and the result matrix is then subjected to Hadamard product (pointwise multiplication) with a sparse matrix \mathcal{S} , i.e. $\mathcal{P} = \mathcal{S} \odot \mathcal{AB}$. Algorithm 2 presents the SDDMM pseudocode. The outer most loop i in the first loop nest, iterates over all the rows of \mathcal{P} and the j loop identifies the non-zero elements from the CSR representation of \mathcal{P} . For each non-zero \mathcal{P} element, a K way dot product of the corresponding row of \mathcal{A} and a column of \mathcal{B} are accumulated to \mathcal{P} . The second loop nest performs an element-wise multiplication of the sparse matrix \mathcal{P} by \mathcal{S} and the result is stored in \mathcal{P} .

These two sparse matrix computations have been the subject of several prior optimization efforts [1], [4], [7], [18], [28], [40], [41], but these efforts have not highlighted any relationship between these two computations that could enable the application of some common optimization strategies across the two codes. A key insight driving our work in this paper is that both computations can be viewed as instances of a common *pattern* with respect to data locality considerations. We present the SpMM and SDDMM computations below in

Algorithm 3: Sequential SpMM Abstracted

```
input : Sparse S[M][N], Dense I[N][K]
output: Dense O[M][K]
1 for i = 0 to M-1 do
2   for j | S[i][j] ≠ 0 do
3     for k = 0 to K-1 do
4       O[i][k] += S[i][j] * I[j][k]
```

Algorithm 4: Sequential SDDMM Abstracted

```
input : Sparse S[M][N], Dense A[M][K], Dense B[N][K]
output: Sparse P[M][N]
1 for i = 0 to M-1 do
2   for j | S[i][j] ≠ 0 do
3     for k = 0 to K-1 do
4       P[i][j] += A[i][k] * B[j][k]
5 for i = 0 to M-1 do
6   for j | S[i][j] ≠ 0 do
7     P[i][j] *= S[i][j]
```

a more abstract form where specifics of sparse matrix access from a CSR representation are abstracted away.

Data Reuse along Iteration Space Axes: In the abstract view of SpMM and SDDMM, we can observe a common property of the two computations with respect to data reuse. The SpMM computation as well as the computationally dominant 3D loop for SDDMM both feature a sparse 3D iteration space with two sparse dimensions (i and j) and one dense dimension k . A dimension of the iteration space is considered dense if for any fixed index in all other dimensions, all iteration-space points along the considered dimension are fully instantiated if any iteration-space point is instantiated. Thus, for a particular pair of values for i and j , either all iteration-space points $(i, j, *)$ are instantiated or none are instantiated. In contrast, if we consider a particular pair of values for i and k , we may have only a subset of iteration-space points (i, j, k) being instantiated. Therefore j is a sparse dimension in the iteration space. Similarly, i is a sparse dimension in the iteration space.

For both SpMM and SDDMM, all data dependencies, including input (read-read) dependences are along the iteration space axes, i.e., there is only one non-zero component in the multi-dimensional data dependence vector, with the reuse direction being different for each array.

The accessed data element from each array for each executed statement instance only depends on two out of the three loop indices; therefore the data element is reused at all active iteration space points as the “missing” loop index is varied. Further, each loop index is a reuse direction for one of the arrays. This property enables the development of efficient tiling strategies for sparse matrix computations (discussed in Sec. IV), as well as model-driven tile-size optimization by use of 1D distributions that serve as compact signatures of the 2D distribution of non-zero elements of a sparse matrix, as discussed next.

Consider a tiled execution of SpMM or SDDMM. The data footprint of the computational tile for each matrix will be the elements in a 2D slice of the index space of the matrix. Since reuse directions for all matrices are along iteration-space

axes, and all iterators are reuse directions for some array(s), the extent of feasible reuse in a tile for any array element will correspond exactly to the number of data elements within the appropriate 1D sub-slice of one of the other arrays. With sparse matrices, the 2D data footprint of a 3D computational tile will be sparse. The extent of possible reuse of the two dense arrays in SpMM or SDDMM depends on the number of nonzero elements in row-segments and column-segments in the 2D index space of the sparse matrix data footprint. In the converse view, only row-segments/column-segments of the sparse matrix that have non-zero elements will induce data movement for the dense matrices during execution of a tile. Thus the total number of row/column segments of the sparse-matrix that are *active* (have at least one non-zero element) in the 2D data-footprint of the computational tile will determine the volume of data movement of the dense matrices in SpMM/SDDMM. As we explain in detail in Sec. IV, the total data movement of the dense matrices can be modeled in terms of the total number of active row/column segments in the sparse matrix. The total number of active row segments in any 2D tiling of the sparse matrix is only a function of the tile-size along the column dimension and vice-versa. Thus, instead of having to contend with an arbitrary 2D distribution pattern of non-zeros in a sparse matrix, analytical modeling of data movement for SpMM/SDDMM is feasible using two 1D summarizations or signatures for a sparse matrix: the total number of active row-segments as a function of column-tile-size and the number of active column-segments as a function of row-tile-size.

III. RELATED WORK

In this section, we summarize prior research on optimizing SpMM and SDDMM.

a) *Taco*: Taco [18] is a C++ library which uses compiler techniques to generate kernels for tensor algebra operation. These operations can be for sparse or dense tensors having any possible dimensions. The kernels generated are already optimized and use OpenMP parallel pragma to parallelize. This library and its online code generation tool can be used to generate SpMM kernel, where all the tensors are 2D.

b) *Intel Math Kernel Library*: Intel MKL is one of the most commonly used BLAS and Sparse BLAS libraries for CPU's. This library has highly optimized kernels for many sparse BLAS operations like SpMM, SpMV and SpGEMM. MKL supports various matrix representation like CSR, CSC, COO, etc. MKL library also supports AVX512 instructions and has kernels optimized especially for Xeon Phi architecture which results in significant performance gains [14].

c) *Compressed Sparse Blocks based SpMM*: Compressed Sparse Blocks (CSB) is a sparse matrix storage format which partitions and stores the matrices in smaller square blocks. This representation does not require any extra space than the commonly used CSR or CSC representations. Using CSB format for SpMM kernels shows significant improvement in SpMM as well as for SpMM transpose [3].

d) *Data Locality Optimization for SpMM*: Some recent efforts have addressed data-locality optimization for SpMM and SDDMM [12], [13], [25]. However, a significant difference between the developments we present in this paper and previous efforts is that of analytical modeling and compact characterization of sparse matrix signatures for such analytical modeling and tile size selection. These previous efforts have used empirical means to select tile sizes and the main focus has been to reorder the sparse matrix elements into highly clustered regions and use two different kernels to process non-zeros in heavily populated blocks versus sparsely populated blocks. We do not consider any sparse-matrix reordering or the use of different kernel execution strategies based on local non-zero density as done by these efforts. In contrast, our focus is on a new direction that can facilitate analytical modeling and optimization for sparse matrix computations like SpMM. We believe there are opportunities to combine ideas from these previous efforts with the matrix-signature based analytical modeling approach we develop in this paper.

e) *Inspector/Executor Compiler Optimization*: Inspector-executor strategies represent a promising direction, where a one-time execution of an inspector code that analyzes the specific non-zero structure of the sparse matrix can suitably enable efficient execution of the executor code that performs the intended sparse-matrix computation. But the development of effective inspector-executor strategies for arbitrary sparse-matrix computations remains a significant open challenge. While the optimization strategy for sparse-matrix computations presented in this paper does not directly seek to build an optimizing compiler, we believe that the sparse-matrix signatures we develop here can be used in developing an inspector/executor based optimizing compiler for a class of sparse-matrix computations exhibiting the axis-aligned data reuse property like SpMM and SDDMM.

Algorithm 5: Tiled SpMM

```

input : CSR S[M][N], dense I[N][K]
output: dense O[M][K]
1 for  $kk = 0$  to  $\lceil (K-1)/T_k \rceil - 1$  do
2    $kbound = \min((kk+1)*T_k, K-1)$ 
3   for  $jj = 0$  to  $\lceil N/T_j \rceil - 1$  do
4     for  $ii = 0$  to  $\lceil (M-1)/T_i \rceil - 1$  do
5        $ibound = \min((ii+1)*T_i, M-1)$ 
6       for  $i = ii*T_i$  to  $ibound$  do
7          $nnz\_begin = S.T_j\_tile[jj].rowptr[i]$ 
8          $nnz\_end = S.T_j\_tile[jj].rowptr[i+1]-1$ 
9         for  $e = nnz\_begin$  to  $nnz\_end$  do
10          for  $k = kk*T_k$  to  $kbound$  do
11             $j = S.colidx[e]$ 
12             $O[i][k] += S.value[e] * I[j][k]$ 

```

IV. DATA MOVEMENT ANALYSIS AND OPTIMIZATION FOR TILED SPMM

Tiling is a well known technique to minimize data movement. A key consideration for tiled code is the choice of tile sizes along all tiled dimensions of the iteration space. In general, for a d -dimensional tile, d tile-size parameters




Fig. 1: Illustration of data access/reuse pattern for tiled SpMM: innermost tile-loop along I dimension

TABLE I: Definitions of some of the terms

Shorthand Notation	Description
$nars_tile(T_j)$	number of active row segments in a column tile of size T_j
$nacs_tile(T_i)$	number of active column segments in a row tile of size T_i
$nnz_per_row_seg(T_j)$	average nnz per row segment in a column tile of size T_j
$nnz_per_col_seg(T_i)$	average nnz per column segment in a row tile of size T_i
interval[d]	a segment of a column in the sparse matrix with length d
vertical interval	a vertical column segment in the matrix with height T_i
non-active interval	an interval with no nnz in it
active interval	an interval with at least a nnz in it
aligned interval	an interval that starts at position $k * T_i$ where k is an integer
unaligned interval	an interval that doesn't start at position $k * T_i$ where k is an integer
total segments	Total number of intervals

must be chosen. The choice of tile size is usually driven by considerations of minimization of data movement and much work has focused on this problem for regular computations on dense arrays. Even for regular computations, optimal tile size selection is extremely hard and the state-of-practice relies heavily on auto-tuning, i.e., empirical search through the space of tile-size configurations, using actual execution of the tiled code on the target platform for different tile-size choices. Auto-tuning is often very time consuming, especially for high-dimensional loop nests because of number of tile-size combinations grows exponentially with the dimensionality of




Fig. 2: Streaming SpMM.

the loop nest. If 100 possible tile-sizes are considered along each dimension, the total number of cases to consider is 10^6 . We show below how this can be considerably reduced by virtue of a special property that holds for SpMM and SDDMM.

A. Tiling with Different Tile Loop Orders

Alg. 5 shows high-level pseudocode for a tiled SpMM algorithm using a CSR data representation for the sparse matrix \mathcal{S} . There are three tiling loops (ii , jj , kk), and three intra-tile loops (i , e , k). While efficient access to the elements of the sparse matrix \mathcal{S} in CSR representation does impose some constraints on loop ordering, the inherent data dependences of SpMM and SDDMM permit all possible permutations within the 3 tile-loops and among the 3 intra-tile loops. Focusing on only the tile-loops, 6 permutations are possible, of which a permutation with ii innermost is shown in Alg. 5. Fig. 1 illustrates the data access/reuse characteristics for tiled execution with this tile-loop order. The figure shows the data accessed by a single tile of size $T_k \times T_j \times T_i$ for tile-loop order $\langle kk, jj, ii \rangle$. Seven non-zero elements are shown in \mathcal{S} , within the index space along $\langle i, j \rangle$ covered by the tile. Each nonzero $\mathcal{S}_{i,j}$ causes access to a slice of T_k contiguous data elements in row j of \mathcal{I} to be read and a slice of T_k contiguous data elements in row i of \mathcal{O} to be modified. If two non-zero elements in the tile foot-print of \mathcal{S} have the same column-index j , they both will need access to the same elements in the input matrix \mathcal{I} , thereby enabling intra-tile reuse for those elements in \mathcal{I} . Similarly, elements of \mathcal{S} that have the same row index i will enable reuse of elements of \mathcal{O} in cache. In the example shown in Fig. 1, for processing all 7 non-zero elements, only $3T_k$ elements of \mathcal{I} and $4T_k$ elements of \mathcal{O} will be accessed and not $7T_k$ elements of \mathcal{I} and \mathcal{O} . Further, as

successive tiles are executed along ii , while distinct elements of \mathcal{O} are accessed in different tiles, any slice of \mathcal{I} will only be accessed once for all tiles along the inner-most tile loop ii (assuming $T_j \times T_k$ is not too large to fit in cache).

We call the innermost tiling loop of a tiled loop nest as the streaming loop and the corresponding dimension (M , N or K) as the *streaming* dimension. This term is used because, as we explain later in this section, it is never beneficial to use a tile size along the inner-most tiling loop to be larger than one. A choice of tile-size of one means that we are traversing the indices along that fastest varying index in a *streamed* fashion. The streaming choices for SpMM (and their impact) can be explained with the help of the tiled SpMM algorithm shown in Alg. 5. A property of SpMM (and SDDMM) is that each loop iterator is active in the indexing of two out of the three matrices, but is completely absent in the indexing of the third matrix: i is used in indexing into \mathcal{S} and \mathcal{O} but not \mathcal{I} ; j is used in indexing into \mathcal{S} and \mathcal{I} but not \mathcal{O} ; k is used in indexing into \mathcal{I} and \mathcal{O} but not \mathcal{S} . Thus, exactly the same set of elements in a slice of the non-indexed matrix is accessed by successive tiles as the inner-most tile iterator is varied, since that iterator is absent in the indexing of data elements for that matrix. We refer to that matrix as the *stationary* matrix. Any of the three matrices (\mathcal{S} , \mathcal{I} , \mathcal{O}) can be chosen to be the *stationary* matrix, based on the choice of *streaming* tile dimension:

- Streaming along $M(i)$: A tile of \mathcal{I} of size $T_j \times T_k$ is kept stationary in fast memory;
- Streaming along $N(j)$: A tile of \mathcal{O} of size $T_i \times T_k$ is kept stationary in fast memory;
- Streaming along $K(k)$: A tile of \mathcal{S} of size $T_i \times T_j$ is kept stationary in fast memory.

Figure 2 depicts the streaming choices.

B. Pruning the search space

From the discussion about data access/reuse characteristics of SpMM for Fig. 1, we can see that all data reuses are along iteration-space axes, and each of the axes is a reuse direction for one of the three arrays: i is the reuse direction for the input matrix \mathcal{I} , j is the reuse direction for the output matrix \mathcal{O} , and k is the reuse direction for the input sparse matrix \mathcal{S} . Now, let us consider the change in accessed data within tiles as the innermost tiling loop is traversed. Since that direction is a reuse direction for exactly one of the three arrays, the data footprint of that array will not change as we traverse that innermost tile, while that loop index indexes the other two arrays and therefore those two arrays will have a completely disjoint data footprint from the previous tile's data footprint. So we can see that for any of the three possible permutations of the tiling loops, one array will have complete reuse, while the other two arrays will have no reuse as we traverse the innermost tiling loop. This means that as the entire innermost tiling loop is traversed, total reuse is achieved for the array which has the innermost loop as the reuse direction, while the other two arrays only achieve as much reuse corresponding to the number of active iteration space instances along the dimensions corresponding to the outer two tiling loops. The direct consequence of this observation is that the tile size does not affect the achieved reuse for one array (which has reuse along the innermost tiling dimension) and only affects reuse for the other two arrays, whose reuse directions correspond to the two outer tiling loops. Two important conclusions from the above analysis are:

- The tile size along the inner-most tiling dimension does not affect reuse of any of the arrays but affects the data footprint of multiple arrays. Hence it is best to choose that tile size as one (or a suitable fixed value, if necessary, to enable effective vectorized execution), to minimize its impact on the data footprint of arrays.
- The relative order of the outer two tiling loops only has a minor second-order effect on total data movement and therefore can be chosen in any order without much impact on data movement volume.

The above two observations enable a significant reduction on tiled configurations to be considered for performance optimization of SpMM. The same is true for SDDMM. If T possible tile sizes are to be considered along each dimension, instead of $3!$ permutations of tiled loops and T^3 configurations for different combinations of tile sizes (total of $6T^3$ cases), the above two observations mean that we only need to consider 3 possible innermost tiling loops (streaming cases) and T^2 tile combinations (innermost tile size does not need exploration) for a total of $3T^2$ cases. Further, the estimation of total data movement for an arbitrary sparse matrix can be efficiently estimated using sparse matrix signatures, whose efficient computation is described in the next section.

C. Data movement analysis

a) *Streaming along $M(i)$* : In this scheme the \mathcal{I} matrix is kept stationary. Hence the total volume of data moved for \mathcal{I} is $N \times K$. Each \mathcal{S} element is represented by a value and an index in CSR format. Each \mathcal{S} element is read in once for every T_k tile. Hence the data movement volume for \mathcal{S} is $(2 \times nnz \times K)/T_k$. A simple over-approximation for the volume of data movement due to \mathcal{O} is $(2 \times N)/T_j$ – for each tile of size T_j each \mathcal{O} element is read and written once. However, depending on the sparsity level and sparsity structure, there may be many empty row-segments in a tile of size T_j , in which case the corresponding \mathcal{O} elements are not read/written. The total volume of \mathcal{O} elements, after accounting for empty rows of \mathcal{S} , can be expressed as $(2 \times nars_tile(T_j) \times K)$ where $nars_tile(T_j)$ represents the number of non-empty or *active* row-segments in all tiles combined, which is a function of T_j . In other words, for every active row-segment, we have to read and write K elements of \mathcal{O} . Thus the total volume is $(N + 2 \times nnz/T_k + 2 \times nars_tile(T_j)) \times K$.

b) *Streaming along $N(j)$* : This scheme is similar to streaming along M . Here, we keep \mathcal{O} stationary, as depicted in Alg. 6. Hence, the total volume of data transferred for \mathcal{O} is $M \times K$. Each \mathcal{S} element is brought into memory once for every T_k tile. Hence, the data movement volume for \mathcal{S} is $(2 \times nnz \times K)/T_k$. Similar to \mathcal{O} when streaming along M , the total data transfer volume for \mathcal{I} can be expressed as $(nacs_tile(T_i) \times K)$ where $nacs_tile(T_i)$ represents the number of active column-segments, which is a function of T_i . Thus the total volume is $(M + 2 \times nnz/T_k + nacs_tile(T_i)) \times K$.

c) *Streaming along $K(k)$* : In this case each \mathcal{S} element is only read once and gets full reuse. Hence, the total volume of data transferred for \mathcal{S} is $2 \times nnz$. Similar to streaming along M , the total volume data volume transferred for \mathcal{O} is $(2 \times nars_tile(T_j) \times K)$. Similar to when streaming along N , the total data transfer volume for \mathcal{I} is $(nacs_tile(T_i) \times K)$. Thus the total volume is $2 \times nnz + (2 \times nars_tile(T_j) + nacs_tile(T_i)) \times K$.

d) *Optimizing Tile Sizes* : The analysis for case (a) and case (b) are similar. Here, we present the analysis for case (b). Let ρ be the density of the sparse matrix \mathcal{S} , defined as the fraction of nonzero elements to the total number of elements in the matrix. In case (ii), a $T_i \times T_k$ slice of \mathcal{O} , $T_i \times \rho$ slice of \mathcal{S} and $1 \times T_k$ slice of \mathcal{I} are kept in fast memory (cache or scratchpad). Thus the capacity constraint is:

$$T_i \times T_k + 2 \times T_i \times \rho + T_k \leq C, \quad (1)$$

where C is capacity of fast memory. The higher T_i is, the lower the data movement cost for \mathcal{I} . Similarly, increasing T_k lowers the amount of data movement for \mathcal{S} . Let $nnz_per_col_seg(T_i)$ be the average number of non-zero elements per active column of size T_i in \mathcal{S} . Then, the total number of elements is:

$$nnz = nacs_tile(T_i) \times nnz_per_col_seg(T_i) \quad (2)$$

From eq. (2):

$$nacs_tile(T_i) = \frac{nnz}{nnz_per_col_seg(T_i)} \quad (3)$$

Our objective is:

$$\min_{T_k, T_i} \left\{ (2 \times N + 2 \times \frac{nnz}{T_k} + nacs_tile(T_i)) \times K \right\} \quad (4)$$

subject to the constraint

$$T_i \times T_k + 2 \times T_i \times \rho + T_k \leq C. \quad (5)$$

Since 2, N and K are constants they can be removed from the minimization objective. Thus the minimization objective from eq. (4) can be re-written as:

$$\min_{T_k, T_i} \left\{ 2 \times \frac{nnz}{T_k} + nacs_tile(T_i) \right\} \quad (6)$$

Equation (3) can be substituted in eq. (6) to obtain:

$$\min_{T_k, T_i} \left\{ nnz \times \left(\frac{2}{T_k} + \frac{1}{nnz_per_col_seg(T_i)} \right) \right\} \quad (7)$$

Since nnz is constant, the minimization objective can be written as

$$\min_{T_k, T_i} \left\{ \frac{2}{T_k} + \frac{1}{nnz_per_col_seg(T_i)} \right\} \quad (8)$$

A similar analysis can be done for case (a) to find optimization function:

$$\min_{T_k, T_j} \left\{ \frac{1}{T_k} + \frac{1}{nnz_per_row_seg(T_j)} \right\} \quad (9)$$

Note that in eq. 9, the input dense matrix is read only once, while output dense matrix in eq. 8 moved twice (read and write). Therefore, numerator of the second term is halved in eq. 9. A similar analysis can be performed for streaming along the k (summation) dimension, and is omitted here.

The above analysis shows that the analytical estimate of data volume is a function of $nars_tile(T_j)$ or $nacs_tile(T_i)$. These 1D functions of tile sizes compactly represents the function signatures corresponding to the 2D sparsity structure of a sparse matrix.

As per the above analysis, these one-dimensional function signatures of a sparse matrix are sufficient to estimate the total data movement for SpMM.

By calculating the estimated data volume for a range of tested values for tile sizes, the best tile size to be used for a given sparse matrix can be estimated. In the next section, we present an efficient algorithm for computing a matrix signature by only making a single pass through the non-zeros of the matrix.

The data movement volume difference between methods a and b is $(2 \times nars_tile(T_j) - nacs_tile(T_i))$. According to our experiments, this amount is almost always positive, meaning (b) is more memory efficient; therefore, we use streaming along J (**J-Stream**) for our experiments. Psuedocode for J-Stream method is shown in Alg.6, which also shows how coarse-grained shared-memory parallelism is utilized.

Algorithm 6: J-Stream SpMM

```

input : CSR  $\mathcal{S}[M][N]$ , dense  $\mathcal{I}[N][K]$ 
output: dense  $\mathcal{O}[M][K]$ 
1 for row_seg = 1 to num_row_seg do in parallel
2   for kk = 0 to  $N_k - 1$  step  $T_k$  do
3     for jp = act_cols[row_seg] to act_cols[row_seg+1]
4       do
5         j = jp.column_id
6         for i ∈ jp.row_ids do
7           for k = kk to min(kk +  $T_k$ ,  $N_k$ ) - 1 do
             $\mathcal{O}[i][k] += \mathcal{S}[i][j] * \mathcal{I}[j][k]$ 

```

V. EFFICIENT COMPUTATION OF SPARSE MATRIX SIGNATURE




Fig. 3: Examples of defined concepts.

In this section, we present a novel algorithm for efficient estimation of the sparse matrix signatures. The naive generation of the signature for a matrix involves repeated scanning of the sparse matrix to count the number of active column/row segments as a function of row/column band size. Instead, the algorithm explained below generates the signature using a single pass over the sparse matrix to record a histogram of spacing between successive non-zero elements in a row (column).

Assume we have a $M \times N$ sparse matrix \mathcal{A} . Tiled execution of SpMM or SDDMM corresponds to access of the sparse matrix data in partitioned row bands of height T_i (column bands of width T_j). If in a given row band, a column-segment is made-up of only zero elements, then the corresponding segment is said to be *non-active*. If it contains at least one non-zero element, then it is *active*. For a given value T_i , a segment $\mathcal{A}[i..(i + T_i - 1)][j]$ is said to be *aligned* if $i \bmod T_i = 0$. For a given tiling of height T_i , the matrix is partitioned into

$\left\lceil \frac{M}{T_i} \right\rceil \times N$ aligned segments. The goal is to approximate, as a function of T_i the proportion of aligned segments that are active.

Sparse signature as the proportion of active segments: The idea is to compute, as a function of T_i , the ratio of the number of (not necessarily aligned) *active segments* divided by the *total number of (not necessarily aligned) segments* (active or not). To do so, we introduce the notion of *vertical intervals*, a vertical interval simply being a maximal vertical set of consecutive zero elements in \mathcal{A} . In other words, a vertical interval is a vertical set of zero elements bracketed by non-zero elements or by matrix boundaries. Figure 3 illustrates these concepts.

More formally, if for $-1 \leq i_1 < i_2 \leq M$ and $0 \leq j < N$, we have

$$\left\{ \begin{array}{ll} i_1 = -1 & \text{or } \mathcal{A}[i_1][j] \neq 0 \\ \text{and } i_2 = M & \text{or } \mathcal{A}[i_2][j] \neq 0 \\ \text{and } \forall i_1 < i < i_2, & \mathcal{A}[i][j] = 0 \end{array} \right.$$

then $\mathcal{A}[(i_1 + 1)..(i_2 - 1)][j]$ is a vertical interval of length $i_2 - i_1 - 1$. Alg. 7 computes the distribution of vertical interval lengths, that is, for each $0 < d \leq M$ $\text{intervals}[d]$, the *total number of intervals of length d* . For each column j , it simply traverses all the non-zero rows i ($\mathcal{A}[i][j] \neq 0$) in increasing order. The *recorded* vertical interval is the one between lasti (the previously visited non-zero row) and i (the current visited non-zero row), that is, the vertical interval $\mathcal{A}[(\text{lasti} + 1)..(i - 1)]$ of length $d = i - \text{lasti} - 1$. Matrix boundaries are represented by virtual non-zero rows $i = -1$ and $i = M$.

Algorithm 7: Computation of $\text{intervals}[d]$: total number of vertical intervals of length d

```

for  $j = 0 : N - 1$  do
     $\text{lasti} \leftarrow -1$ ;
    for  $i \in \{i' | \mathcal{A}[i'][j] \neq 0\} \cup \{M\}$  in increasing
        order do
             $d \leftarrow i - \text{lasti} - 1$ ;
             $\text{intervals}[d] \leftarrow \text{intervals}[d] + 1$ ;
             $\text{lasti} \leftarrow i$ 

```

The overall approach for computing the sparse matrix signature is to compute the total number of non-active segments. A pertinent property of vertical intervals is that a non-active segment is necessarily included in a vertical interval. More interestingly, we can precisely compute the non-active segments included in a vertical interval of length $d \geq T_i$ as $d - T_i + 1$. As a consequence, we can express the *number of non-active segments*, as a function of $\text{intervals}[d]$ as follow:

$$\text{nonactive}[T_i] = \sum_{d \geq T_i} \text{intervals}[d] \times (d - T_i + 1) \quad (10)$$

The total number $\text{total}[T_i] = N \times (M - T_i + 1)$ of segments decomposes into the active ($\text{total}[T_i] - \text{nonactive}[T_i]$) and the

non-active ($\text{nonactive}[T_i]$) ones. So the proportion $p[T_i]$ of active segments can be simply expressed as

$$p[T_i] = \frac{\text{total}[T_i] - \text{nonactive}[T_i]}{\text{total}[T_i]} \quad (11)$$

Computing $\text{nonactive}[T_i]$ in linear time: As one can observe, while Alg. 7 is linear in the number of non-zero elements, eq. (10) that needs to be evaluated for each potential value of T_i leads to a quadratic complexity of $O(M^2)$ if computed naively. To avoid this quadratic complexity, we rewrite eq. (10) using two cumulative distributions, that in turn, as explained later, can be computed linearly. They are $\text{notsmaller}[T_i]$ (representing the number of vertical intervals larger than T_i):

$$\text{notsmaller}[T_i] = \sum_{d \geq T_i} \text{intervals}[d] \quad (12)$$

and $\text{notsmallerweighted}[T_i]$ (representing the length-weighted number of vertical intervals larger than T_i):

$$\text{notsmallerweighted}[T_i] = \sum_{d \geq T_i} d \times \text{intervals}[d] \quad (13)$$

Indeed, by massaging eq. (10), we get

$$\begin{aligned} \text{nonactive}[T_i] &= \sum_{d \geq T_i} \text{intervals}[d] \times (d - T_i + 1) \\ &= \sum_{d \geq T_i} d \times \text{intervals}[d] \\ &\quad - (T_i - 1) \times \sum_{d \geq T_i} \text{intervals}[d] \\ &= \text{notsmallerweighted}[T_i] \\ &\quad - (T_i - 1) \times \text{notsmaller}[T_i] \end{aligned} \quad (14)$$

We next discuss how to compute those two distributions ($\text{notsmaller}[T_i]$ and $\text{notsmallerweighted}[T_i]$) in linear time. Alg. 8 performs this task iteratively, by starting from $T_i = M + 1$ and expressing $\text{notsmaller}[T_i]$ and $\text{notsmallerweighted}[T_i]$ as recurrence equations. Indeed, it may be observed that

$$\begin{aligned} \text{notsmaller}[T_i] &= \sum_{d \geq T_i} \text{intervals}[d] \\ &= \text{intervals}[T_i] + \sum_{d \geq T_i + 1} \text{intervals}[d] \\ &= \text{intervals}[T_i] + \text{notsmaller}[T_i + 1] \end{aligned}$$

and

$$\begin{aligned} \text{notsmallerweighted}[T_i] &= \sum_{d \geq T_i} d \times \text{intervals}[d] \\ &= T_i \times \text{intervals}[T_i] + \sum_{d \geq T_i + 1} d \times \text{intervals}[d] \\ &= T_i \times \text{intervals}[T_i] + \text{notsmallerweighted}[T_i + 1] \end{aligned}$$

Algorithm 8: Linear time computation of $\text{notsmaller}[T_i]$ and $\text{notsmallerweighted}[T_i]$

```

notsmaller[M + 1] ← 0;
notsmallerweighted[M + 1] ← 0;
for  $T_i = M : 1$  do
    notsmaller[ $T_i$ ] ← intervals[ $T_i$ ] + notsmaller[ $T_i + 1$ ];
    notsmallerweighted[ $T_i$ ] ←
         $T_i \times \text{intervals}[T_i] + \text{notsmallerweighted}[T_i + 1]$ ;

```

Computing the signature: To summarize, the computation of the signature $p[T_i]$ begins by computing the number of vertical intervals of length d , for each value of $0 \leq d \leq M$, using Alg. 7. The complexity of this pass is linear in the size of the matrix (number of non-zero elements). We then compute the cumulative distributions (with a complexity of $O(M)$) using Alg. 8. Those two distributions can then be used to compute the number of non-active segments of length T_i by directly applying eq. (14). The complexity is again $O(M)$. Finally, eq. (11) can be used to derive the signature for each value of $T_i \geq 1$ ($O(M)$ complexity). Hence, the overall complexity is linear, and dominated by the initial scan of the matrix performed by Alg. 7.

This enables efficient generation of approximations to the sparse matrix signatures as a function of column/row panel size. We find empirically that the fast approximate signatures track the exact signatures very closely. Figure 4 shows the exact and approximate signatures for one of the tested matrices.




Fig. 4: Number of active column segments estimation vs. actual for hood matrix.

Tying it all together: The performance of J Stream is determined by two parameters: T_i and T_k . Our objective is to select the best T_i and T_k values that minimize the total data volume (eq. (9)) under the cache capacity constraint (eq. (5)). In order to solve eq. (8), for any given T_i , we need to compute the average number of non-zeros per column segment of size T_i ($\text{nnz_per_col_seg}(T_i)$). Naively comput-

ing $\text{nnz_per_col_seg}(T_i)$ is very expensive as it requires $O(\text{nnz})$ operation per T_i value. Thanks to our matrix signature, we can compute the total number of active row segments ($\text{nacs_tile}(T_i)$) in $O(1)$. $\text{nnz_per_col_seg}(T_i)$ can then be computed as

$$\frac{\text{nnz}}{\text{nacs_tile}(T_i)}.$$

VI. EXPERIMENTAL EVALUATION

In this section, we compare the performance of the model-driven tiled J-Stream implementations of SpMM and SDDMM against state-of-the-art alternatives: (i) Intel’s MKL, (ii) TACO compiler [18], and (iii) Compressed Sparse Blocks (CSB) [3]. The experiments were performed on a dual-socket CPU platform, which has two \times Intel(R) Xeon(R) CPU E5-2680 v4 (Broadwell architecture 14 cores per socket, clocked at 2.40 GHz and 256KB L2 Cache) processors. We carried out the experimental evaluation using 22 sparse matrices. These datasets were selected based on previous papers that studied sparse matrix multiplication [23], [34]. All the datasets used in the experiments were downloaded from the publicly available SuiteSparse Matrix Collection [10]. The characteristics of the matrices are listed in Table III.

Figure 6 compares performance for two different feature (K) sizes, $K = 128$ and $K = 1024$. Each run was repeated 100 times, and the median value is reported. The performance of different approaches was normalized with respect to J-Stream. Each bar corresponds to the normalized GFLOPS achieved on a given dataset—the higher the bar, the better the performance. The last group of bars shows the geometric mean of each implementation on the 22 test matrices. The GFLOPS achieved by J-Stream is also shown in these charts. For example, as shown in Figure 6, J-Stream SpMM’s kernel’s performance ranges from 9 GFLOPS to 186 GFLOPS on the Broadwell platform for different matrices.




Fig. 5: Ratio of pre-processing to execution time for J-Stream SpMM and SDDMM for $K = 128$ and $K = 1024$.

A. SpMM Performance

For $K = 128$, J-Stream (using model-selected tile sizes) achieves 9%, 9%, and 50% speed-up over TACO, MKL, and CSB, respectively. MKL and TACO are faster than J-Stream




Fig. 6: Comparison of performance SpMM and SDMM kernels for $K = 128$ and $K = 1024$. The J-Stream performance bars correspond to model-selected tile-size; the spike in the middle of the J-Stream bar shows minimum and maximum performance over exhaustive search across tile sizes. Preprocessing times are not included for any of the methods.

TABLE II: Model-selected tile sizes for the test matrices

	K=128		K=1024	
	T_i	T_k	T_i	T_k
2cubes_sphere	512	64	512	64
cage12	1024	32	1024	32
cant	256	128	256	128
consph	256	128	256	128
cop20k_A	256	128	256	128
facebook_combined	145	128	145	224
filter3D	1024	32	1024	32
hood	256	128	128	256
m133-b3	512	64	512	64
mac_econ_fwd500	1024	32	1024	32
majorbasis	512	64	512	64
mc2depi	1024	32	1024	32
offshore	1024	32	1024	32
patents_main	512	64	64	512
pdb1HYS	256	128	128	256
poisson3Da	483	64	483	64
pwtck	256	128	128	256
rma10	256	128	256	128
scircuit	256	128	256	128
shipsec1	256	128	256	128
webbase-1M	256	128	128	256
web-BerkStan	256	128	256	128

TABLE III: Properties of the test matrices.

Matrix Name	Rows	Columns	nnz
2cubes_sphere	101,492	101,492	1,647,264
cage12	130,228	130,228	2,032,536
cant	62,451	62,451	4,007,383
consph	83,334	83,334	6,010,480
cop20k_A	121,192	121,192	2,624,331
facebook_combined	4,039	4,039	88,234
filter3D	106,437	106,437	2,707,179
hood	220,542	220,542	10,768,436
m133-b3	200,200	200,200	800,800
mac_econ_fwd500	206,500	206,500	1,273,389
majorbasis	160,000	160,000	1,750,416
mc2depi	525,825	525,825	2,100,225
offshore	259,789	259,789	4,242,673
patents_main	240,547	240,547	560,943
pdb1HYS	36,417	36,417	4,344,765
poisson3Da	13,514	13,514	352,762
pwtck	217,918	217,918	11,634,424
rma10	46,835	46,835	2,374,001
scircuit	170,998	170,998	958,936
shipsec1	140,874	140,874	7,813,404
webbase-1M	1,000,005	1,000,005	3,105,536
web-BerkStan	685,230	685,230	7,600,595

in 7 instances, whereas there are only two instances in which CSB outperforms J-Stream. In all other cases, the model-based J-Stream achieves the best performance.

For $K = 1024$, J-Stream achieves 13%, and 30% speedup over TACO and CSB, respectively. The geometric mean of MKL and J-Stream are the same in this scenario. MKL, TACO and CSB are faster than J-Stream in 10, 5, and 3 instances, respectively. In all other cases, the model-based J-Stream achieves the best performance.

It may be observed that J-Stream SpMM performance drops as the feature size increases from $K = 128$ to $K = 1024$. Our initial analysis shows that this is due to prefetching effects. Consider the case of $K = 128$ and $T_k = 128$. As a row of data from the output dense matrix is updated, prefetching causes data from the next adjacent row of \mathcal{O} to be brought into cache, and it is likely to be used soon afterwards. However, in the case where $K = 1024$, the prefetched data corresponds to the tile along K , which is only executed after all the rows in the current tile are processed. Hence, the probability of reuse is much lower and thus the efficacy of the prefetcher is decreased.

B. SDDMM Performance

We compared the performance of the J-Stream SDDMM implementation with TACO's SDDMM (Figure 6). On average, J-Stream achieved 70%, 52% speedup over TACO for $K=128$ and $K=1024$, respectively. J-Stream was faster than TACO for all cases in the SDDMM tests.

The geometric mean of TACO performance increased as K was increased from 128 to 1024, whereas it decreased for J-Stream. This is likely due to the TACO code not being adversely affected by the prefetcher at large K due to its data access pattern, whereas J-Stream is negatively affected by it.

C. Model Effectiveness

To evaluate the effectiveness of our model (Section V), we compared the performance achieved using the model selected tile-sizes and the performance obtained using exhaustive search across tile sizes. The spikes in the middle of the in J-Stream performance bars in Figure 6 show the minimum and maximum performance achieved over an exhaustive search across tile-sizes. In general, our model performs quite well. For example, for SpMM with $K = 128$, on average the gap between performance using our model and the maximum achievable performance with optimal empirically found tile sizes is around 10%, and it is less than 20% in all instances, except for one case (cage12), where it is 41%.

For the SDDMM kernel, on average, the performance gap between use of our model and empirically determined optimal tile size via exhaustive search is around 14%. The performance gap increases to 30% in some cases, where the number of rows is very small for the input. When the number of rows is small, the entire output matrix can fit inside the cache, which eliminates the benefits of tiling.

The performance gap between use of our model and use of the optimal tile sizes found by exhaustive auto-tuning is generally not very large. However, the data from the exhaustive searches also shows that there may still be room for improvement in the model and also the development of model-driven auto-tuning, where the model is augmented with a limited amount of execution on the target platform for a selected set of tile sizes guided by the model.

D. Preprocessing Overhead

Fig. 5 shows the preprocessing time for creation of the matrix signatures and selection of tile sizes, relative to SpMM




Fig. 7: SpMM: speedup over single thread execution for TACO, MKL, CSB and J-Stream




Fig. 8: SDDMM: speedup over single thread execution for TACO and J-Stream

and SDDMM kernel execution time. As shown in fig. 5, normalized preprocessing time is quite negligible for $K=1024$. On average, the modeling time was 76% and 9% of the time of a single SpMM or SDDMM kernel execution for $K=128$ and 1024, respectively. The preprocessing Algorithms 7 and 8 has complexity $O(nnz)$ and $O(N)$, respectively, and total complexity of sequential preprocessing is $O(nnz)$, which we plan to parallelize as part of future work.

E. Scalability

In order to compare scalability, we ran each SpMM implementation by varying the number of threads from 2 to 28 (the number of physical cores) and compared against the performance of the corresponding single-core run. Fig 7 and 8 show speedup as a function of the number of threads. For all cases except SpMM with $K=128$, J-Stream achieves the best scaling result. For the SpMM with $K=128$ case, MKL scales better.

VII. CONCLUSION

In this paper, we have developed an analytical approach to modeling data movement and tile size optimization for SpMM and SDDMM. The analysis is made possible by generation of compact one-dimensional function signatures that capture the impact of the 2D non-zero distribution pattern of a matrix on data movement for the applicable class of computations. Implementations of parallel tiled SpMM and SDDMM kernels using the model-driven tiling approach demonstrated effectiveness of the developed methodology.

VIII. ACKNOWLEDGMENTS

We thank the reviewers for their valuable feedback. This work was supported in part by the U.S. National Science Foundation through awards 1946752 and 1919122.

REFERENCES

- [1] The api reference guide for cusparse, the cuda sparse matrixlibrary.(v9.1 ed.). <http://docs.nvidia.com/cuda/cusparse/index.html>, 2018.
- [2] M. Abadi, P. Barham, J. Chen, Z. Chen, A. Davis, J. Dean, M. Devin, S. Ghemawat, G. Irving, M. Isard, M. Kudlur, J. Levenberg, R. Monga, S. Moore, D. G. Murray, B. Steiner, P. Tucker, V. Vasudevan, P. Warden, M. Wicke, Y. Yu, and X. Zheng. Tensorflow: A system for large-scale machine learning. In *Proceedings of the 12th USENIX Conference on Operating Systems Design and Implementation*, OSDI'16, pages 265–283, Berkeley, CA, USA, 2016. USENIX Association.
- [3] H. M. Aktulga, A. Buluç, S. Williams, and C. Yang. Optimizing sparse matrix-multiple vectors multiplication for nuclear configuration interaction calculations. In *2014 IEEE 28th International Parallel and Distributed Processing Symposium*, pages 1213–1222. IEEE, 2014.
- [4] H. Anzt, S. Tomov, and J. Dongarra. Accelerating the lobpcg method on gpus using a blocked sparse matrix vector product. In *Proceedings of the Symposium on High Performance Computing*, pages 75–82. Society for Computer Simulation International, 2015.
- [5] D. M. Blei, A. Y. Ng, and M. I. Jordan. Latent dirichlet allocation. *J. Mach. Learn. Res.*, 3:993–1022, Mar. 2003.
- [6] U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan. Pluto: A practical and fully automatic polyhedral program optimization system. In *Proc. ACM SIGPLAN 2008 Conference on Programming Language Design and Implementation (PLDI 08)*, 2008.
- [7] J. Canny and H. Zhao. Bidmach: Large-scale learning with zero memory allocation. In *BigLearn workshop, NIPS*, page 117, 2013.
- [8] J. Canny and H. Zhao. Big data analytics with small footprint: Squaring the cloud. In *SIGKDD*, pages 95–103, 2013.
- [9] S. Coleman and K. S. McKinley. Tile size selection using cache organization and data layout. In *Proceedings of the ACM SIGPLAN 1995 Conference on Programming Language Design and Implementation, PLDI '95*, pages 279–290. ACM, 1995.
- [10] T. A. Davis and Y. Hu. The university of florida sparse matrix collection. *ACM Trans. Math. Softw.*, 38(1):1:1–1:25, Dec. 2011.

- [11] B. Graham. Spatially-sparse convolutional neural networks. *CoRR*, abs/1409.6070, 2014.
- [12] C. Hong, A. Sukumaran-Rajam, B. Bandyopadhyay, J. Kim, S. E. Kurt, I. Nisa, S. Sabhlok, U. V. Çatalyürek, S. Parthasarathy, and P. Sadayappan. Efficient sparse-matrix multi-vector product on gpus. In *Proceedings of the 27th International Symposium on High-Performance Parallel and Distributed Computing, HPDC '18*, pages 66–79, New York, NY, USA, 2018. ACM.
- [13] C. Hong, A. Sukumaran-Rajam, I. Nisa, K. Singh, and P. Sadayappan. Adaptive sparse tiling for sparse matrix multiplication. In *Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming*, pages 300–314. ACM, 2019.
- [14] Intel. Intel Developer Documentation. 2019.
- [15] J. Kepner, P. Aaltonen, D. A. Bader, A. Buluç, F. Franchetti, J. R. Gilbert, D. Hutchison, M. Kumar, A. Lumsdaine, H. Meyerhenke, S. McMillan, J. E. Moreira, J. D. Owens, C. Yang, M. Zalewski, and T. G. Mattson. Mathematical foundations of the graphblas. *CoRR*, abs/1606.05790, 2016.
- [16] J. Kepner, D. A. Bader, A. Buluç, J. R. Gilbert, T. G. Mattson, and H. Meyerhenke. Graphs, matrices, and the graphblas: Seven good reasons. *CoRR*, abs/1504.01039, 2015.
- [17] M. Kiefel, V. Jampani, and P. V. Gehler. Sparse convolutional networks using the permutohedral lattice. *CoRR*, abs/1503.04949, 2015.
- [18] F. Kjolstad, S. Kamil, S. Chou, D. Lugato, and S. Amarasinghe. The tensor algebra compiler. *Proc. ACM Program. Lang.*, 1(OOPSLA):77:1–77:29, Oct. 2017.
- [19] Y. Koren, R. Bell, and C. Volinsky. Matrix factorization techniques for recommender systems. *Computer*, 42(8), 2009.
- [20] A. S. Lan, A. E. Waters, C. Studer, and R. G. Baraniuk. Sparse factor analysis for learning and content analytics. *J. Mach. Learn. Res.*, 15(1):1959–2008, Jan. 2014.
- [21] I. Lashuk, M. Argentati, E. Ovtchinnikov, and A. Knyazev. Preconditioned eigensolver lobpcg in hypre and petsc. In O. B. Widlund and D. E. Keyes, editors, *Domain Decomposition Methods in Science and Engineering XVI*, pages 635–642, Berlin, Heidelberg, 2007. Springer Berlin Heidelberg.
- [22] B. Liu, M. Wang, H. Foroosh, M. Tappen, and M. Pensky. Sparse convolutional neural networks. In *The IEEE Conference on Computer Vision and Pattern Recognition (CVPR)*, June 2015.
- [23] D. Merrill and M. Garland. Merge-based parallel sparse matrix-vector multiplication. In *SC16: International Conference for High Performance Computing, Networking, Storage and Analysis*, pages 678–689, Nov 2016.
- [24] S.-J. Min and R. Eigenmann. Optimizing irregular shared-memory applications for clusters. In *Proceedings of the 22Nd Annual International Conference on Supercomputing, ICS '08*, pages 256–265, New York, NY, USA, 2008. ACM.
- [25] I. Nisa, A. S. . Rajam, S. "u reyya Emre Kurt, C. Hong, and P. Sadayappan. Sampled dense matrix multiplication for high-performance machine learning. In *25th IEEE International Conference on High Performance Computing, HiPC 2018, Bengaluru, India, December 17-20, 2018*, pages 32–41, 2018.
- [26] Ohio State University. The Pluto polyhedral compiler collection, 2008. <http://pluto-compiler.sourceforge.net>.
- [27] Ohio State University. The PolyOpt polyhedral compiler, 2012. http://hpcrl.cse.ohio-state.edu/wiki/index.php/Polyhedral_Compilation.
- [28] G. Ortega, F. Vázquez, I. García, and E. M. Garzón. Fastspmm: An efficient library for sparse matrix matrix product on gpus. *The Computer Journal*, 57(7):968–979, 2013.
- [29] A. Paszke, S. Gross, S. Chintala, G. Chanan, E. Yang, Z. DeVito, Z. Lin, A. Desmaison, L. Antiga, and A. Lerer. Automatic differentiation in pytorch. In *NIPS-W*, 2017.
- [30] Ravishankar. Inspector/executor compiler (iec). <http://hpcrl.cse.ohio-state.edu/wiki/index.php/IE>, 2018.
- [31] M. Ravishankar, J. Eisenlohr, L.-N. Pouchet, J. Ramanujam, A. Rountev, and P. Sadayappan. Automatic parallelization of a class of irregular loops for distributed memory systems. *ACM Trans. Parallel Comput.*, 2014.
- [32] L. Renganarayana and S. Rajopadhye. Positivity, posynomials and tile size selection. In *Proceedings of the 2008 ACM/IEEE Conference on Supercomputing, SC '08*, pages 55:1–55:12. IEEE Press, 2008.
- [33] Y. Saad. *Iterative Methods for Sparse Linear Systems*. Society for Industrial and Applied Mathematics, second edition, 2003.
- [34] E. Saule, K. Kaya, and Ü. V. Çatalyürek. Performance evaluation of sparse matrix multiplication kernels on intel xeon phi. *CoRR*, abs/1302.1078, 2013.
- [35] J. Shirako, K. Sharma, N. Fauzia, L.-N. Pouchet, J. Ramanujam, P. Sadayappan, and V. Sarkar. Analytical bounds for optimal tile size selection. In *International Conference on Compiler Construction*, pages 101–121. Springer, 2012.
- [36] M. M. Strout, A. LaMille, L. Carter, J. Ferrante, B. Kreaseck, and C. Olschanowsky. An approach for code generation in the sparse polyhedral framework. *Parallel Comput.*, 53(C):32–57, Apr. 2016.
- [37] M. K. Titsias. The infinite gamma-poisson feature model. In *NIPS*, pages 1513–1520, 2008.
- [38] A. Venkat, M. Hall, and M. Strout. Loop and data transformations for sparse matrix code. In *Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI '15*, pages 521–532, New York, NY, USA, 2015. ACM.
- [39] S. Verdoolaege, J. C. Juega, A. Cohen, J. I. Gómez, C. Tenllado, and F. Catthoor. Polyhedral parallel code generation for cuda. *ACM Trans. Archit. Code Optim.*, 9(4):54:1–54:23, Jan. 2013.
- [40] E. Wang, Q. Zhang, B. Shen, G. Zhang, X. Lu, Q. Wu, and Y. Wang. Intel math kernel library. In *High-Performance Computing on the Intel® Xeon Phi™*, pages 167–188. Springer, 2014.
- [41] C. Yang, A. Buluç, and J. D. Owens. Design principles for sparse matrix multiplication on the gpu. *arXiv preprint arXiv:1803.08601*, 2018.
- [42] T. Yuki, L. Renganarayanan, S. Rajopadhye, C. Anderson, A. E. Eichenberger, and K. O'Brien. Automatic creation of tile size selection models. In *Proceedings of the 8th Annual IEEE/ACM International Symposium on Code Generation and Optimization, CGO '10*, pages 190–199. ACM, 2010.

Appendix: Artifact Description/Artifact Evaluation

SUMMARY OF THE EXPERIMENTS REPORTED

We run our tests on a machine with 2 sockets, each populated with Intel Xeon E5-2680 processor. For compilation, we used Intel ICC 2019 version 4. We have compared our code with the following libraries: Intel(R) Math Kernel Library Version 2019.0.4 Product Build 20190411 for Intel(R) 64 architecture applications TACO compiler v1 CSB v1.2 [2/28/2014]

Where we used ICC 2019 version 4 to compile all of them.

For safety checks of the results, we've repeated the tests 100 times and reported the median result.

ARTIFACT AVAILABILITY

Software Artifact Availability: All author-created software artifacts are maintained in a public repository under an OSI-approved license.

Hardware Artifact Availability: There are no author-created hardware artifacts.

Data Artifact Availability: All author-created data artifacts are maintained in a public repository under an OSI-approved license.

Proprietary Artifacts: None of the associated artifacts, author-created or otherwise, are proprietary.

Author-Created or Modified Artifacts:

Persistent ID: <https://doi.org/10.5281/zenodo.3931021>

Artifact name: J Stream Artifact Evaluation

BASELINE EXPERIMENTAL SETUP, AND MODIFICATIONS MADE FOR THE PAPER

Relevant hardware details: Dual-socket 2x14-core Intel Xeon E2680v4 Broadwell processors. Each core has 32KB L1 cache, 256KB L2 cache, and each socket has a 35MB L3 cache. Memory Total: 131761628 kB

Operating systems and versions: Ubuntu 18.04.4 LTS running Linux version 5.3.0-46-generic

Compilers and versions: ICC 2019 v4

Applications and versions: CSB v1

Libraries and versions: TACO v1, Intel Math Kernel Library version 2019.0.4

Key algorithms: SpMM, SDDMM

Input datasets and versions: Suite Sparse Matrix Dataset

ARTIFACT EVALUATION

Verification and validation studies: We compared our algorithm J Stream with the state-of-the-art algorithms TACO, MKL and CSB

on Broadwell architecture. We've used a machine with 2 sockets with 28 cores total.

Accuracy and precision of timings: We ran different benchmarks and measured the time using the chrono library. We ran each benchmark 100 times and reported the median result. In order to prevent cache reuse, we switched the input and output matrices before each run. We report the median GFLOPS of the 100 runs for each method.

Controls, statistics, or other steps taken to make the measurements and analyses robust to variability and unknowns in the system. We've run our experiments for 100 repetitions each and took the median result for achieving consistency of the timing results and to eliminate effects any other system unknowns.