Improving surface passivation on very thin substrates for high efficiency silicon heterojunction solar cells

Pradeep Balaji, William J. Dauksher, Stuart G. Bowden, André Augusto

Solar Power Laboratory, Arizona State University, Tempe, AZ, 85284, USA

ARTICLE INFO

Keywords:
Silicon
Thin PV cells
Heterojunction solar cells
Surface passivation
Open circuit voltage
Saturation current density

ABSTRACT

Silicon solar cells are now less than 3% absolute from the theoretical efficiency limit. Advanced passivated contact architectures have demonstrated surface saturation current densities close to 1 fA/cm². We have optimized the thin intrinsic hydrogenated amorphous silicon layer by controlling the deposition temperature and the silane-to-hydrogen dilution ratio. Thin wafers were used as a testbed to increase the sensitivity to surface passivation. By optimizing the intrinsic layer, we reduced the surface saturation current densities from 1.7 fA/cm² on textured wafers with thicknesses ranging between 40 and 180 μm. Implied open-circuit voltages over 760 mV were accomplished on n-i-c-Si/i-P structures deposited on n-type CZ wafers with wafer thicknesses below 50 μm. Further, we demonstrated experimentally the potential of using very thin wafers by manufacturing screen-printed silicon heterojunction solar cells on 40 μm thick standalone wafers while achieving an efficiency of 20.48%.

1. Introduction

In the last decade, the quality of commercially affordable bulk silicon has improved remarkably, especially with n-type Czochralski (CZ) wafers reaching bulk lifetimes over several milliseconds [1]. As a result, surface passivation is now the main factor limiting solar cell efficiency. Passivated emitter rear cell (PERC) solar cells are the new market standard, replacing aluminum back surface field (BSF) solar cells [2]. Further, more advanced architectures, with better surface passivation schemes are now paving their way into the market [3–6]. The silicon heterojunction (SHJ) [7] and interdigitated back contact (IBC) solar cells [4] are two architectures that are already commercially available with open-circuit voltages ($V_{OC}$) surpassing 700 mV and with demonstrated potential to surpass 25% efficiency on large-area devices. These devices typically have surface saturation current densities ($J_{0S}$) below 10 fA/cm² [8]. The record efficiency silicon solar cell combines both IBC and SHJ architectures, thereby demonstrating the potential to achieve $J_{0S}$ down to 0.9 fA/cm² [6].

Since effective minority carrier lifetime ($\tau_{ed}$) response to surface recombination increases inversely with wafer thickness [9], thin wafers were used in this work as a testbed to improve surface passivation. From a commercial perspective, thinner wafers are an opportunity to increase the competitiveness of silicon solar cells. The use of thinner wafers can potentially decrease the capital expenditure (capex) of solar modules [10] and positively impact the levelized cost of energy (LCOE) of PV systems. Additionally, thinner wafers enable more flexible and lighter module designs, making them more compelling in market segments like building integrated photovoltaics (BIPV) [11], portable power applications [12,13] and aerospace and automotive industries [14]. These factors have led to an increasing interest in exploring SHJ solar cells using thin wafers. Recently, researchers at CEA, France [15], AIST, Japan [16], Sanyo, Japan [17,18] and IMEC, Belgium [19,20] have reported $V_{OC}$ values greater than 740 mV using thin silicon wafers with efficiencies above 20%.

In the past, we have demonstrated open-circuit voltages over 760 mV and $J_{0S}$ below 1 fA/cm² on 50 μm thick SHJ structures [21]. Those structures were designed to maximize surface passivation and voltage by using a thick (15 nm) intrinsic hydrogenated amorphous silicon (a-Si:H) layer on non-textured surfaces. Both implied (iFF) and pseudo fill factors (pFF) were greater than 85%. However, the use of a very thick intrinsic layer led to fill factors (FF) below 60%. Various groups have reported intrinsic a-Si:H layers in the range of 5–7 nm thickness to deliver efficiencies greater than 20% [22,23]. In this work, we accomplished $J_{0S}$ below 1 fA/cm² and implied open-circuit voltage ($V_{OC}$) of 764 mV on 40 μm thick textured wafers by developing a 6 nm thick intrinsic a-Si:H layer. We manufactured large area, screen-printed silicon...
heterojunction solar cells using these thin wafers and achieved efficiencies close to 21%. Light trapping was also improved by using SiOx:ITO stacks as a front anti-reflective coating (ARC) film.

2. Experimental procedure

Silicon heterojunction samples were fabricated on n-type CZ wafers, with a starting thickness of 200 μm and bulk resistivity of 3–4 Ω-cm. The wafers were thinned to different thicknesses from 180 to 40 μm using potassium hydroxide (KOH) solution. The samples were textured using alkaline wet etching (KOH and GP Solar additive), followed by an acidic cleaning process which is described in detail elsewhere [24]. The thickness of the wafers was measured after texturing, at five different points, using a digital thickness gauge with 1 μm resolution. A three-chamber plasma enhanced chemical vapor deposition (PECVD) cluster tool was used to deposit 6–15 nm thick intrinsic and n/p-doped hydrogenated amorphous silicon (a-Si:H) layers, forming a p-i/c-Si/i-n stack. The p-i stack was first deposited on one side of the wafer followed by the i-n stack on the other side. The intrinsic a-Si:H was treated with an in-situ hydrogen plasma to improve the chemical passivation [25].

To improve the passivation properties of the intrinsic a-Si:H layer, we varied the PECVD susceptor temperatures and silane (SiH4)-to-hydrogen (H2) dilution ratios. The doped a-Si:H layers deposition parameters (susceptor temperature and gas flows) were kept constant across the entire study. Specifically, the susceptor temperature used for the doped layers was 250 °C. The effective minority carrier lifetime was measured using a Sinton photoconductance-decay lifetime tester (WCT-120). The implied voltage parameters and J0S were calculated from the lifetime measurement.

Indium tin oxide (ITO) was deposited on both front and rear surfaces using a DC sputtering technique. A silver contact, also acting as a reflective mirror, was sputtered on the rear side. Front contacts were screen printed with silver paste. As shown in Fig. 1, two different anti-reflective coatings (ARC) were fabricated. In the standard process, Fig 1(a), 75 nm layer of ITO is sputtered on the front surface of the solar cell. To mitigate the parasitic absorption of the front ITO, the thickness of ITO was reduced to 40 nm and 100 nm of non-stoichiometric silicon oxide (SiOx) layer was deposited by PECVD to complement the anti-reflective properties of the thinner ITO, Fig 1 (b). All the cells were annealed for 30 min at 200 °C. A Sinton FCT-450 flash tester was used to measure the I–V characteristics of the solar cells.

![Fig. 1. Illustration of SHJ solar cells fabricated with two different ARC structures: a) 75 nm ITO and b) 100 nm SiOx and 40 nm ITO stack.](Image)

3. Results and discussion

3.1. Impact of susceptor temperature and silane-to-hydrogen dilution ratio

In our intrinsic a-Si:H baseline deposition process, the PECVD susceptor temperature is 250 °C and silane-to-hydrogen dilution ratio is 20%. A deposition temperature setpoint of 250 °C has been previously reported to deliver an intrinsic layer with good passivation properties [26,27]. Different temperatures may be desirable as they impact the hydrogen content and microstructure of the film [28,29], which controls the passivation properties of the a-Si:H layer. In this study, we used textured thin wafers (~40 μm) as a testbed to increase the sensitivity to the surface passivation. In Fig. 2, we show the distribution of effective minority carrier lifetime (left) and implied open circuit voltage (iVOC) (right) for depositions of intrinsic a-Si:H at different setpoint temperatures and with a silane-to-hydrogen dilution ratio of 20%. As the deposition rate is temperature dependent, the deposition time was adjusted to achieve the same thickness of a-Si:H (6 nm) for all samples. The average effective minority carrier lifetime is comparable for 250 °C and 275 °C, approximately 1.5 ms, but considerably lower for 300 °C and 0.6 ms.

Lower effective minority carrier lifetimes at 300 °C can be due to the amorphous-to-crystalline transition of the a-Si:H layer at higher temperatures [27]. We varied the wafer temperature in the PECVD tool by controlling the susceptor temperature. The temperature is measured on the bottom of the susceptor, and the software incorporated in the tool.
Effective minority carrier lifetime and $i_V$ of $42 \pm 2$ µm thick wafers as a function of different silane-to-hydrogen (SiH$_4$:H$_2$) dilution ratios for a susceptor temperature of 275 °C. p-i and n-a-Si:H layers were deposited on these wafers. Each data point represents an average effective minority carrier lifetime and $i_V$ of obtained from two wafers. The dashed lines are a guidance to the eye obtained using b-spline smoothing function to fit the data. The average thickness uniformity of the a-Si:H films is not only controlled by temperature but also by multiple other parameters [29]. Previous studies on gas-phase reaction and transport phenomenon for PECVD processes illustrate wafer temperature regulation, within a range of 7 °C, along concentric zones have sizable impact (>10%) on thickness uniformity [31]. Since we are targeting very thin layers, we are constrained by our process to use extremely short deposition times, on the order of five to 7 s. Over this temporal range, seemingly subtle differences in plasma ignition time and incipient plasma uniformity can have a sizable impact on film reproducibility. The susceptor temperature of 275 °C was the condition that delivered the best reproducibility and uniformity for the desirable film thickness, Fig. 3.

The hydrogen content of the intrinsic a-Si:H layer is also controlled by the silane-to-hydrogen dilution ratio during the deposition. In Fig. 4, we show how effective minority carrier lifetime and $i_V$ change with different dilution ratios for a susceptor temperature of 275 °C. As the dilution ratio increases from 17.8% to 28.6%, the effective minority carrier lifetime increases from 0.5 ms to 2.4 ms around the maximum power point injection level. A further increase in the dilution ratio to 30.8% leads to about a 1 ms loss in effective minority carrier lifetime. The best effective minority carrier lifetime and $i_V$ were obtained for a dilution ratio of 28.6%. For a $42 \pm 2$ µm thick wafer, we measured an effective minority carrier lifetime and $i_V$ of 2.4 ms and 763 mV, respectively.

The content of hydrogen in the a-Si:H layer is one of the critical factors to achieve high effective minority carrier lifetime [29]. Hydrogenation of silicon dangling bonds reduces the density of defects at the interface leading to higher effective minority carrier lifetimes [29]. In Fig. 5 we measure the hydrogen content and the microstructure fraction coefficient ($R^*$) [28] of the intrinsic a-Si:H films deposited at different susceptor temperatures using Fourier transform infrared (FTIR) spectroscopy in transmission mode. The samples measured in Fig. 5 were prepared by depositing 110 nm of intrinsic a-Si:H layer on single side polished wafers. Similar thicknesses were achieved by controlling the deposition time for different susceptor temperatures. The in-situ hydrogen plasma treatment parameters were kept constant for the
different susceptor temperatures.

Silicon hydride (Si-H\textsubscript{x}) bond vibrations have been extensively studied and determined to have three characteristic absorptions: a wagging mode at 640 cm\textsuperscript{-1}, a bending scissor mode at 840–890 cm\textsuperscript{-1}, and a stretching mode between 1980 and 2160 cm\textsuperscript{-1} [33]. Stretching modes can be further divided into a low stretching mode (LSM) at 1980–2030 cm\textsuperscript{-1} and a high stretching mode (HSM) at 2060–2160 cm\textsuperscript{-1} [33]. Previous results have shown the LSM to be associated with monohydride (Si–H) bonds; similarly, the HSM is attributed to dihydride (Si–H\textsubscript{2}) bonds [34]. The total hydrogen content (C\textsubscript{H}, %) was obtained by the integration of the Si–H absorption peak at 640 cm\textsuperscript{-1} [32]. An increase of the R* value has been correlated with a decrease in density of the a-Si:H film due to the presence of vacancies and voids and hydrogen content as well [35]. A high R* value has been also attributed to higher disorder in the film [35].

Higher susceptor temperatures show lower and broader HSM absorbance peaks (Fig. 5) resulting in lower R* values and more ordered films. However, higher temperatures also result in lower hydrogen content. The passivation capability of the a-Si:H layer benefits from a more ordered and hydrogen-rich film [29]. The a-Si:H shows better R* for the 275 °C process and incorporates lesser hydrogen than films deposited at lower temperatures. From this point further, the process to deposit films using a susceptor temperature of 275 °C and a dilution ration of 28.6% will be named as the optimized process.

3.2. Implied voltage characteristics at maximum power and open circuit

A comparison of effective minority carrier lifetime between the baseline and optimized processes is shown in Fig. 6. The difference in lifetime between the fundamental and the experimental data increases with increasing carrier density, indicating that the fundamental recombination plays a larger role at open circuit than at maximum power injection. For 40 μm thick samples the optimized process shows voltage improvements of 20 mV at implied maximum power (iV\textsubscript{MP}) and 5 mV at open circuit (iV\textsubscript{OC}). The implied fill factor (iFF) improves over 1% absolute. The improvement of voltage at the maximum power is larger than at open circuit, as surface recombination plays a larger role at maximum power [3].

To evaluate the benefits of the optimized process for different wafers thicknesses, we manufactured p-i/c-Si/i-n structures on textured wafers with thickness between 40 and 175 μm. Fig. 7 shows how voltage is impacted by the two processes as the wafer thickness changes. The fundamental limits of V\textsubscript{OC} and V\textsubscript{MP} were calculated using the method previously described in Ref. [17]. In Fig. 7 the optimized process delivers higher iV\textsubscript{MP} and iV\textsubscript{OC} than the baseline process, independent of the wafer thickness. At iV\textsubscript{OC} for the optimized process, the fundamental recombination is the dominant contributor to the total recombination. As the thickness of the wafer decreases the contribution of fundamental recombination decreases whereas the contribution of surface recombination increases, resulting in a larger deviation from the fundamental limit for thinner wafers (<80 μm). At iV\textsubscript{MP}, both bulk Shockley-Read-Hall (SRH) and surface recombination play an important role. As we reduce the thickness of the wafer, the contribution of the surface to the total recombination increases, whereas the bulk SRH recombination decreases. As a result, the total contribution of these two
layer of intrinsic a-Si:H on untextured wafers. The thick layer prevented us to obtain a fill factor (FF) greater than 60%. In this work we are demonstrating similar levels of passivation by using a layer that is more than two times thinner compared to our previous work. Moreover, all the J_{sc} and implied voltage characteristics presented here are on textured wafers.

3.4. Solar cell results

We manufactured SHJ solar cells using the two intrinsic layers previously described. The I–V characteristics are shown in Fig. 9. All I–V parameters improved with the new intrinsic layer. The V_{oc}, J_{sc}, FF and efficiency increase by 5 mV, 0.5 mA/cm$^2$, 2% absolute and 1% absolute, respectively. The optimized process improves the V_{mp} which also influences the gain seen in FF when compared to the baseline process. The variation in J_{sc} can be attributed to non-uniformities in the ITO layer, wafer thickness and texturing variations, and slight deviation in alignment between screen printed samples due to handling.

We manufactured SHJ solar cells with two anti-reflective coating stacks as shown in Fig. 1. To mitigate the light absorption, we reduced the thickness of ITO and added a silicon oxide layer to preserve the anti-reflective properties of the cell [38]. In Fig. 10, the SiO$_x$:ITO stack shows an improvement (yellow shaded area) of 1 mA/cm$^2$ in photogeneration current density (J_{gen}). The J_{gen} for the device was calculated by measuring the external quantum efficiency (EQE). The SiO$_x$:ITO stack shows a gain in current across a wide range of wavelengths. As compared to structure (a) of Fig. 1, there is an absolute gain of 0.6 mA/cm$^2$ in the wavelength range of 300–450 nm and an increase of 0.3 mA/cm$^2$ in the wavelength range of 800–1050 nm by using structure (b) of Fig. 1.

A thicker intrinsic a-Si:H layer is expected to deliver better surface passivation leading to higher minority carrier lifetime and open circuit voltage. In the past we successfully grew a thick intrinsic a-Si:H layer in two steps forming a bilayer [21]. The idea is to deposit a thin layer, perform the hydrogen plasma treatment and then deposit the rest of the

3.3. Improvement of surface saturation current density

The total surface saturation current density (J_{ss}) was estimated from a linear fit to the Auger-corrected inverse effective minority carrier lifetime data as a function of excess carrier density in the range of 8 x 10$^{15}$ and 1.3 x 10$^{16}$ cm$^{-3}$ [37]. Fig. 8 shows the total J_{ss} values using the two processes for different wafer thicknesses. Average J_{ss} of 0.6 fA/cm$^2$ was accomplished using the optimized process. Previously [21], we demonstrated J_{ss} close to 0.1 fA/cm$^2$ by depositing a 15 nm thick
stack. This could promote a better diffusion of hydrogen to the intrinsic a-Si:H/c-Si-interface, enhancing the surface passivation [17]. In this work, a bilayer of intrinsic a-Si:H was formed by first depositing a 6 nm of intrinsic a-Si:H, followed by hydrogen plasma, and finally a 7 nm of intrinsic a-Si:H was deposited. Fig. 11 shows the I-V characteristics of the SHJ solar cells as a function of intrinsic a-Si:H thickness. The best efficiency on a 40 ± 2 μm thick wafer using the optimized process and SiO₂/ITO ARC stack was 20.48%. The V₉ of the cells increases with an increase of intrinsic a-Si:H thickness, Fig. 11 (a). The difference between V⁹_OC and V⁹_DC is mitigated when we use a thicker intrinsic layer, Fig. 11 (a), as the interface is likely to be partially shielded from sputtering damage [39]. The short circuit current density (JSC) decreases slightly as the absorption increases with thickness layer, Fig. 11 (b). Fig. 11 (b) also shows slightly different values of JSC between the 14 nm thick layer and the bilayer (6 + 7 nm). This slight difference could be related with the fact that the number of samples processed with the bilayer was less than half of any other type samples, since we didn’t expect sizeable differences between the thick intrinsic a-Si:H and the bilayer samples. Implied fill factors (iFF) greater than 84% were attained for all the SHJ solar cells used in the study. The pseudo fill factor (pFF) increases by 1.3% absolute when a thicker intrinsic layer is deposited. However, thicker layers lead to higher series resistance [40], as seen in Fig. 11 (c). The fill factor reduces to less than 60% for a thick layer of intrinsic a-Si:H. Implied efficiency (iEff) of the SHJ solar cells was calculated by using the product of IVOC, iFF and Jdem, Fig. 11 (d). Using the recombination limit and the light trapping characteristics of our cells, i.e., the implied voltage parameters and the generation current of our stacked ARC structure respectively, we get implied efficiencies greater than 24% and pseudo efficiencies greater than 23% for all the samples, Fig. 11 (d). Improvement in carrier selectivity of doped layers, increasing the mobility of the ITO layer, mitigating sputter damage and better front metallization scheme are some of ways to reduce the difference between pseudo efficiency and the actual efficiency for our SHJ solar cells.

The top efficiencies on SHJ solar cells are typically reported on large area solar cells [1,4,6,7]. The reported results of SHJ solar cells in Figs. 9–11 are 4 cm² in area. We manufactured solar cells with two different areas and similar implied I-V parameters to evaluate the impact of the area on the cell performance, and the results are provided in Table 1. The larger cell shows lower V⁹_OC loss and higher pFF. Since both the cells experienced the same manufacturing process, the only difference is the ratio of cell perimeter to cell area. This seems to indicate that smaller cells, that is, those with a larger perimeter-to-cell-area ratio, have larger edge recombination [41]. The difference in IVOC and VOC can also be attributed in part to the sputtering damage which results in the loss of surface passivation [39]. According with the values shown in Table 1, about 87% of the difference between the pFF and FF is caused by the series resistance (R₉). The R₉ values are obtained from the Sinton I-V measurement tool. This is also the case for the SHJ solar cells shown in Fig. 11.

4. Conclusions

Modifying the deposition parameters of the intrinsic a-Si:H led to improvements in surface saturation current density, implied voltages at maximum power and open circuit across the entire range of wafer thicknesses considered in this study. An average surface saturation current density of 0.6 fA/cm² was accomplished using the new process, reducing the surface saturation current density by half of the baseline. Implied voltage at maximum power and open circuit improved by an average of 21 mV and 8 mV, respectively. Open circuit voltage over 760 mV and implied fill factors above 85% were measured on i-p/i-n stacks deposited on 40 μm thick wafers. We successfully demonstrated experimentally the potential to exceed 21% efficiency using screen printed 40 μm thick silicon heterojunction solar cells. Further improvements in efficiency need to address losses in open circuit voltage and fill factor. The results suggest the losses are in part related to the damage induced during the sputtering process of ITO and the solar cell area. The FF losses are largely driven by the series resistance that can be partially improved by a better metallization design.

CRediT authorship contribution statement

Pradeep Balaji: Conceptualization, Investigation, Writing - original draft. William J. Dauksher: Methodology, Writing - review & editing. Stuart G. Bowden: Resources, Funding acquisition, Writing - review & editing. André Augusto: Conceptualization, Writing - review & editing, Supervision.

Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Acknowledgements

This material was based on work supported in part by the National Science Foundation (NSF) and the Department of Energy (DOE) under NSFCA No. EEC-1041895. We would also like to thank GSolar for providing the materials for texturing solar cells in this study.

Appendix

Accuracy of lifetime measurements

Recent work by Black et al. [42] discusses how parameters extracted from lifetime measurements, e.g. J⁹_S and IVOC, can be incorrectly estimated when using an inductively coupled photoconductance decay method [43]. The relative sensitivity of the inductive coil used to measure the sample conductance appears to depend on the silicon wafer thickness. A linear relationship between the dark voltage measured by the coil and the sample conductance measured by a four-point probe is a good indicator of lifetime measurement accuracy [42].

Table 1

Comparison of 42 ± 2 μm thick SHJ solar cells of different areas but with similar effective minority carrier lifetimes at 3 × 10⁹ cm⁻³. τeff, IVOC and iFF were measured on p-i/c-Si/i-n structures. V⁹_OC, pFF, FF, J⁹_SC, R₉ and Efficiency (Eff) were measured on completed SHJ solar cells. The J⁹_SC values for the first two solar cells shown here are lower than in Fig. 11 because the SiO₂/ITO stack was not incorporated in this experiment.

<table>
<thead>
<tr>
<th>Cell area (cm²)</th>
<th>τeff (μs)</th>
<th>IVOC (mV)</th>
<th>iFF (%)</th>
<th>V⁹_OC (mV)</th>
<th>pFF (%)</th>
<th>FF (%)</th>
<th>J⁹_SC (mA/cm²)</th>
<th>R₉ (Ω cm²)</th>
<th>Eff (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>153.9</td>
<td>1440</td>
<td>764</td>
<td>83.7</td>
<td>747</td>
<td>82.4</td>
<td>75.7</td>
<td>34.0</td>
<td>1.57</td>
<td>19.22</td>
</tr>
<tr>
<td>4</td>
<td>1432</td>
<td>764</td>
<td>83.7</td>
<td>740</td>
<td>80.8</td>
<td>73.5</td>
<td>36.4</td>
<td>1.60</td>
<td>19.80</td>
</tr>
<tr>
<td>4²</td>
<td>1767</td>
<td>761</td>
<td>85.0</td>
<td>741</td>
<td>81.4</td>
<td>72.3</td>
<td>38.3</td>
<td>1.99</td>
<td>20.48</td>
</tr>
</tbody>
</table>

* Represents the best SHJ solar cell using SiO₂/ITO ARC stack Fig. 1(b).
In Fig. 12(a) we show how the sheet conductance varies with excess carrier density and wafer thickness. For wafer thicknesses between 20 and 160 \( \mu \text{m} \) our experimental setup must measure sheet conductance accurately between 0.005 S and 0.09 S. These values correspond to the excess carrier densities of interest to measure the voltage at maximum power and open circuit voltages. To estimate these excess carrier densities, we assumed the fundamental limit of recombination.

Samples with a wide range of sheet conductance values were manufactured. By varying the thickness of bare silicon wafers, we were able to measure sheet conductance calculated vs excess carrier density (\( \Delta n \)) of wafers at their fundamental \( V_{OC} \) limit and the red circular markers represent the same at their fundamental \( V_{OC} \) limit. (b) Sheet conductance measured by four-point-probe versus voltage measured by the inductive coil of the WCT-120 system obtained using samples with various resistivities and thicknesses.

**References**


