

LETTER

High-current recessed gate enhancement-mode ultrawide bandgap  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  channel MOSHFET with drain current  $0.48 \text{ A mm}^{-1}$  and threshold voltage  $+3.6 \text{ V}$

To cite this article: Shahab Mollah *et al* 2021 *Appl. Phys. Express* **14** 014003

View the [article online](#) for updates and enhancements.



# High-current recessed gate enhancement-mode ultrawide bandgap $\text{Al}_x\text{Ga}_{1-x}\text{N}$ channel MOSFET with drain current $0.48 \text{ A mm}^{-1}$ and threshold voltage $+3.6 \text{ V}$

Shahab Mollah<sup>\*</sup>, Kamal Hussain, Abdullah Mamun, Mikhail Gaevski, Grigory Simin, MVS Chandrashekhar, and Asif Khan

<sup>1</sup>Department of Electrical Engineering, University of South Carolina, Columbia, SC-29208, United States of America

<sup>\*</sup>E-mail: [mmollah@email.sc.edu](mailto:mmollah@email.sc.edu)

Received December 10, 2020; accepted December 20, 2020; published online January 7, 2021

We report a recessed-gate enhancement-mode  $\text{Al}_2\text{O}_3\text{-ZrO}_2/\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$  metal-oxide-semiconductor heterostructure field-effect transistor (MOSFET) with drain current as high as  $0.48 \text{ A mm}^{-1}$  at a gate-source voltage of  $+12 \text{ V}$ . This was enabled by a pseudomorphic HFET structure with graded back barrier for strain management and to screen the growth interface from the channel. The device exhibited a threshold-voltage ( $V_{\text{TH}}$ ) of  $2.75 \pm 0.57 \text{ V}$  with absolute maximum  $V_{\text{TH}} = 3.6 \text{ V}$ , a  $+12.2 \text{ V}$  shift from that for a depletion-mode MOSFET fabricated on the same wafer. A 3-terminal breakdown voltage of  $700 \text{ V}$  was measured in the off-state, showing the viability of E-mode UWBG AlGa<sub>N</sub> for power electronics. © 2021 The Japan Society of Applied Physics

Supplementary material for this article is available [online](#)

Since the first demonstration of depletion and enhancement-mode AlGa<sub>N</sub>/Ga<sub>N</sub> high electron mobility transistors (HEMTs), significant progress has been made in increasing their performance.<sup>1–3)</sup> These advances have resulted from improving the material quality in the lattice mismatched growth of  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  over sapphire/SiC/Si, the adoption of new device designs and the ability to form insulating gates on the  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  barrier layers.<sup>4–6)</sup> The depletion-mode (D-mode) HEMTs a.k.a heterostructure field-effect transistors (HFETs) and metal-oxide semiconductor HEMTs (MOS-HEMTs), a.k.a. MOSFETs are now established commercial products with applications in RF/microwave power amplifiers. In a number of applications, enhancement-mode (E-mode) HFETs are preferable as they provide short-circuit protection power switches,<sup>7)</sup> eliminate the need of negative bias,<sup>8)</sup> and are useful in direct-coupled field-effect-transistor logic<sup>9)</sup> etc.

Achieving E-mode operation in AlGa<sub>N</sub>-Ga<sub>N</sub> HFETs has been accomplished by: (i) decreasing the barrier thickness,<sup>2,10,11)</sup> (ii) adding cap layers,<sup>12,13)</sup> and (iii) using fluoride-based treatment.<sup>14,15)</sup> Kanamura et al. reported Ga<sub>N</sub> MOSFET with the highest peak drain current of  $0.8 \text{ A mm}^{-1}$  (at  $V_{\text{G}} = +10 \text{ V}$ ) and OFF-state breakdown voltage of  $320 \text{ V}$  at  $V_{\text{G}} = 0 \text{ V}$ .<sup>10)</sup> Using linear extrapolation for threshold-voltage ( $V_{\text{THLE}}$ ) they obtained  $V_{\text{THLE}} = +3 \text{ V}$ . Asubar et al. demonstrated Ga<sub>N</sub> MOSFETs with  $V_{\text{THLE}} \sim +5 \text{ V}$  and a peak current of  $425 \text{ mA mm}^{-1}$ .<sup>16)</sup>

Several research groups are developing ultrawide bandgap (UWBG)  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  channel HFETs for high-temperature, high-voltage, and high-power applications. UWBG  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  layers have higher breakdown field<sup>17–19)</sup> which leads to a higher Baliga figure of merit.<sup>20,21)</sup> Devices with channel alloy compositions of 40% or higher have been reported,<sup>22–26)</sup> with currents as high as  $1.3 \text{ A mm}^{-1}$ .<sup>27)</sup> Recently using fluorine treatment, Klein et al. reported E-mode UWBG  $\text{Al}_{0.7}\text{Ga}_{0.3}\text{N}$  channel HFET with  $V_{\text{TH}} = +0.5 \text{ V}$  (at  $I_{\text{DS}} = 0.1 \text{ mA mm}^{-1}$ ) with a peak current of only  $35 \text{ mA mm}^{-1}$  (at  $V_{\text{G}} = +6.6 \text{ V}$ ).<sup>28)</sup>


Here, we report a novel pseudomorphic  $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$  HEMT structure with graded back barrier to manage strain arising from lattice mismatch between AlN and  $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$  without releasing strain through dislocations and cracks. This is in contrast with traditional AlGa<sub>N</sub>/Ga<sub>N</sub>

HEMTs which are metamorphic in nature, with the Ga<sub>N</sub> channel ideally being fully relaxed.

This structure was grown over a  $3 \mu\text{m}$  thick, high-quality AlN/sapphire template [Fig. 1(a)]. To achieve pseudomorphic registry, the total thickness beginning from the AlN template to the top surface was reduced to approximately half of our past design to reduce the total built-in strain.<sup>24)</sup> The back interface is now closer to the channel, potentially causing more traps. To solve this problem, the graded back barrier  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  ( $x$  from 1 to 0.4) layer was introduced to screen the growth interface from the channel while serving as a strain management layer by gradually varying the alloy composition as opposed to an abrupt junction. It was followed by an  $1850 \text{ Å}$  thick undoped  $\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$  channel and a silicon doped  $n\text{-Al}_{0.6}\text{Ga}_{0.4}\text{N}$  barrier layer. A  $20 \text{ nm}$  thick reverse composition graded Si-doped  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  ( $x$  from 0.6 to 0.3) layer was also deposited on top of the barrier to assist with ohmic contact formation, by presenting an effective Schottky barrier of  $0.62 \text{ eV}$  for  $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$  compared to  $2.7 \text{ eV}$ <sup>29)</sup> for  $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}$ . The epilayer growth was carried out using low pressure metalorganic chemical vapor deposition (LP-MOCVD) as described elsewhere.<sup>30)</sup> The back-barrier design enables a reduction in leakage currents by screening the substrate-epilayer growth interface, which improves the ON-OFF ratios, drain-currents, and the sub-threshold swing (SS).<sup>31,32)</sup> Figure 1(b) shows the simulated energy band diagram of structure epilayer structure of Fig. 1(a) in the cases of barrier recess (bottom) and without barrier recess (top). For recessed barrier structure, the bottom of the conduction band is above  $E_{\text{f}}$ , indicating absence of 2DEG at  $V_{\text{G}} = 0 \text{ V}$  which means normally-off operation, while for structure without barrier recessing there is clear dip of  $E_{\text{c}}$  below  $E_{\text{f}}$ .

The processing consisted of inductively coupled plasma reactive ion etching (ICP-RIE) for mesa-isolation followed by the formation of source drain ohmic-contacts. Zr/Al/Mo/Au ( $150/1000/400/300 \text{ Å}$ ) was deposited with E-beam evaporation and annealed for  $30 \text{ s}$  at  $950 \text{ °C}$  under  $\text{N}_2$  ambient using rapid thermal annealing.<sup>33)</sup>

For this study, perforated channel (PC) layout,<sup>34,35)</sup> was used to reduce access resistances. In the PC design, the gate area consists of the alternating regions of conducting straits separated by non-conducting islands where the channel material is completely removed (only under the gate but




**Fig. 1.** (Color online) (a) Schematic layout of recessed gate MOSHFET and (b) band diagram for epilayer structure of Fig. 1(a): without recessed barrier (top) and recessed barrier (bottom).

not in the G-S and G-D regions). The current flowing out of the gate straits therefore spreads out into larger area G-S and G-D regions which leads to smaller gap and contact access resistances (see supplementary information for more details available online at [stacks.iop.org/APEX/14/014003/mmedia](http://stacks.iop.org/APEX/14/014003/mmedia)). The maximum reduction of the access resistances, by a factor of 2–3, occurs when the gap between the straits is around twice the width of the straits and the gate-drain distance is larger or comparable to the strait width.<sup>34)</sup> Accordingly, for the PC design we selected the width of the straits  $W_S \approx 3.75 \mu\text{m}$ , with blocking gaps between them  $W_B \approx 8.25 \mu\text{m}$  (see supplementary information). These dimensions were confirmed using scanning electron micrographs. This geometry corresponds to an optimal island/gap ratio of 2–2.5 as was determined following the procedure outlined in Refs. 27, 34, 35. In addition, in the PC layout, the reduction in average power density reduces the device temperature and also enables higher channel currents. The 250 nm deep current blocking islands were formed using a Cl<sub>2</sub> based RIE process with an etch rate of  $\sim 10 \text{ nm s}^{-1}$  after the formation of the source-drain ohmic contacts. Measurement on test structure shows that islands are completely insulating. The threshold voltage of PC device was found to be same as that of non-perforated control device.


Next the barrier was recessed to  $\sim 10 \text{ nm}$  thickness using a slow ICP-RIE etching process with BCl<sub>3</sub>/Cl<sub>2</sub> gas mixture

followed by chemical treatment of etched surface with tetramethylammonium hydroxide (TMAH) solution to smooth out the surface as has been done with III-nitrides previously<sup>27)</sup> The etch rate of  $1 \text{ nm s}^{-1}$  was calibrated using atomic force microscopy. Then a 25 nm thick ZrO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> insulator (ZrO<sub>2</sub> followed by Al<sub>2</sub>O<sub>3</sub>) stack was deposited in the recess region using atomic layer deposition technique before the formation of the Ni/Au gates. The gate-length, gate-source and gate-drain spacings were respectively  $L_G \approx 2.0 \mu\text{m}$ ,  $L_{SG} \approx 1.5 \mu\text{m}$  and  $L_{GD} \approx 2.5 \mu\text{m}$ . The transistor surface was protected with PECVD deposited 400 nm thick SiO<sub>2</sub> film for high-voltage breakdown measurements.

TLM was used to estimate the sheet-resistance ( $R_S$ ) and the contact resistance to be  $\sim 1700 \Omega/\square$  and  $\sim 1.7 \Omega\text{-mm}$  respectively. The  $R_S$  value was within 10% of that measured using rf-eddy current approach. Then PC devices were measured and the drain currents were normalized to the conducting portion of the channel width which is  $15.6 \mu\text{m}$  ( $W_S$ ) for a  $50 \mu\text{m}$  ( $W_S + W_B$ ) width unperforated device.<sup>27,34,35)</sup> Figure 2(a) inset shows the source-drain characteristic curves for the recessed-gate Al<sub>2</sub>O<sub>3</sub>-ZrO<sub>2</sub>/PC-MOSHFET with  $L_G \approx 2.0 \mu\text{m}$ ,  $L_{SG} \approx 1.5 \mu\text{m}$  and  $L_{GD} \approx 2.5 \mu\text{m}$ . A peak current of  $0.48 \text{ A mm}^{-1}$  was measured at a gate bias of +12 V while it is  $0.15 \text{ A mm}^{-1}$  when normalized to the full channel width ( $W_S + W_B$ ). Even




**Fig. 2.** (Color online) (a) Transfer characteristics of a recessed-gate E-mode Al<sub>2</sub>O<sub>3</sub>-ZrO<sub>2</sub>/PC-MOSHFET with  $L_G = 2 \mu\text{m}$ ,  $L_{SD} = 6 \mu\text{m}$  and gate-width  $W_G = 50 \mu\text{m}$ . Inset shows the source-drain  $I$ - $V$  characteristics and (b)  $N_s$  and  $\mu$ - $V_G$  dependencies for the device of Fig. 2(a).



**Fig. 3.** (Color online) (a) Semi-log double-sweep transfer characteristics measured at  $V_{DS} = +20$  V for the E-mode device of Fig. 3. The transfer curve for a D-mode device at  $V_{DS} = +20$  V is shown for comparison. Also plotted is the gate leakage current of the E-mode device. (b) Breakdown voltage data for the E-mode device of this study.

with normalized to full channel width, the current density is the highest reported value till date for UWBG AlGaIn channel E-mode devices. Pulsed  $I$ - $V$  measurement was done using DIVA D-265 dynamic IV analyzer with a pulse duration of 500 ns and low duty cycle of 0.1% to avoid self-heating. At  $V_G = +10$  V, the pulsed current was found to be  $0.38 \text{ A mm}^{-1}$  (see supplementary information), a slight increase from  $0.36 \text{ A mm}^{-1}$  DC current. We estimated an ON-resistance ( $R_{ON}$ ) of  $18 \Omega \text{ mm}$ . In Fig. 2(a) we find  $V_{TH} = +3.6$  V, from linear extrapolation, with a transconductance of  $70 \text{ mS mm}^{-1}$  ( $L_G \approx 2.0 \mu\text{m}$ ). To estimate the  $V_{TH}$  variation, ten random devices were measured, spread over 1.5 cm to be representative of the whole quarter of a 2" wafer. The mean  $V_{TH} = 2.75$  V with a standard deviation of  $0.57$  V (Fig. 4). The  $V_{TH}$  variation across the wafer could be due to following two reasons: (i) recess depth variation (ii) variation of sheet resistance across the wafer. The most likely cause is recess depth variation  $\sim 2$  nm, which would cause  $\sim 0.6$  V  $V_{TH}$  shift,<sup>36)</sup> potentially accounting for the observed variation. The sheet resistance variation is most likely caused by variations in carrier mobility across the wafer, as  $C$ - $V$  measurements on the as-grown wafers showed similar  $N_s$  across the sample.

To determine the factors leading to the high drain current we extracted the gate voltage dependencies of  $N_s$  and  $\mu$  as described in.<sup>33,37)</sup> Figure 2(b) shows  $N_s$  reaching  $1.6 \times 10^{13} \text{ cm}^{-2}$  at  $V_G = +12$  V.  $\mu$  is as high as  $1050 \text{ cm}^2 \text{ V}^{-1} \cdot \text{s}^{-1}$  near threshold  $V_G = 4$  V and decreases to  $200 \text{ cm}^2 \text{ V}^{-1} \cdot \text{s}^{-1}$  at  $V_G = +12$  V, consistent with past reports.<sup>38)</sup> Figure 3(a) compares the semi-log transfer characteristics for the device of Fig. 2(a) measured at  $V_{DS} = +20$  V with that for an identical geometry D-mode device (no gate-recess) fabricated on the same wafer, showing a  $V_{TH}$  shift of  $+12.2$  V due to the gate recess. The E-mode device shows a hysteresis of  $0.8$  V between forward and reverse sweep of gate voltage, higher than that of D-mode ( $0.2$  V) indicating higher trap charges at semiconductor/oxide interface or bulk.<sup>39)</sup> We speculate this higher trap density might be from barrier recessing. This is supported by the slight increase in SS increase after barrier recess from  $105 \pm 8$  mV/decade for the non-recessed control devices to  $138 \pm 19$  mV/decade. The best E-mode device showed SS =  $128$  mV/decade and an ON/OFF ratio  $> 1.5 \times 10^8$ , while  $I_{GS} < 10 \mu\text{A mm}^{-1}$  over the entire  $V_G$  range [Fig. 3(a)]. Three terminal



**Fig. 4.** (Color online) Comparison of our reported results with  $I_{D\text{MAX}}$  and  $V_{TH}$  of some normally-off wide bandgap GaN as well as UWBG AlGaIn and  $\text{Ga}_2\text{O}_3$  channel HEMTs reported in literature.

breakdown voltage at  $V_G = 0$  V for a device with  $L_{GD} = 4.1 \mu\text{m}$ , was found to be  $+700$  V [Fig. 3(b)] which is above  $+600$  V, required for power devices in automotive applications, and has not been reported for UWBG AlGaIn E-mode devices.<sup>28,40)</sup>

We benchmark the  $\text{Al}_2\text{O}_3$ - $\text{ZrO}_2/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$  channel E-mode devices against other wide (GaN) and UWBG ( $\beta\text{-Ga}_2\text{O}_3$  and AlGaIn) channel E-mode devices in Fig. 4, where for GaN channel we only included devices with  $I_{DS} > 400 \text{ mA mm}^{-1}$ .<sup>41-46)</sup> Our results show highest current density among UWBG materials while compare favorably to some of the best values for GaN despite the greater maturity of GaN-channel HFET technology.

In summary, using recessed gate technology in combination with a new pseudomorphic back barrier structure with reverse graded top contacts and PC design, we have reported an  $\text{Al}_2\text{O}_3$ - $\text{ZrO}_2/\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}/\text{Al}_{0.4}\text{Ga}_{0.6}\text{N}$  E-mode MOSHFET with drain currents as high as  $0.48 \text{ A mm}^{-1}$ . This demonstrates that UWBG AlGaIn channel E-mode devices are promising for power electronics.

**Acknowledgments** This research was supported by ARO contract W911NF-18-1-0029 monitored by Dr. M. Gerhold, and by AFOSR through Dr. K. Goretta. Part of the AlN template work was supported by ONR MURI program monitored by Dr. Lynn Petersen and the DARPA DREAM contract (ONR N00014-18-1-2033), Program Manager Dr. Young-Kai Chen, monitored by Dr.

Paul Maki. The characterization was partially supported by the National Science Foundation (NSF), ECCS Award nos. 1711322, 1810116, and 1831954.

**ORCID iDs** Shahab Mollah <https://orcid.org/0000-0002-2848-2959> Kamal Hussain <https://orcid.org/0000-0001-7344-345X> Abdullah Mamun <https://orcid.org/0000-0002-6210-7829> Mikhail Gaevski <https://orcid.org/0000-0003-1172-0516> Asif Khan <https://orcid.org/0000-0002-4542-6553>

- 1) M. A. Khan, A. Bhattarai, J. N. Kuznia, and D. T. Olson, *Appl. Phys. Lett.* **63**, 1214 (1993).
- 2) M. A. Khan, Q. Chen, C. J. Sun, J. W. Yang, M. Blasingame, M. S. Shur, and H. Park, *Appl. Phys. Lett.* **68**, 514 (1995).
- 3) U. K. Mishra, P. Parikh, and Y. Wu, *Proc. IEEE* **90**, 1022 (2002).
- 4) M. A. Khan, X. Hu, G. Simin, A. Lunev, J. Yang, R. Gaska, and M. S. Shur, *IEEE Electron Device Lett.* **21**, 63 (2000).
- 5) A. Tarakji, H. Fatima, X. Hu, J. P. Zhang, G. Simin, M. Asif Khan, M. Shur, and R. Gaska, *IEEE Electron Device Lett.* **24**, 369 (2003).
- 6) T. Palacios, A. Chakraborty, S. Heikman, S. Keller, S. P. DenBaars, and U. K. Mishra, *IEEE Electron Device Lett.* **27**, 13 (2006).
- 7) X. Lyu, H. Li, Y. Abdullah, K. Wang, B. Hu, Z. Yang, J. Liu, J. Wang, L. Liu, and S. Bala, *IEEE Trans. Power Electron.* **35**, 8926 (2020).
- 8) K. J. Chen and C. Zhou, *Phys. Status Solidi A* **208**, 434 (2011).
- 9) Y. Kong, J. Zhou, C. Kong, Y. Zhang, X. Dong, H. Lu, T. Chen, and N. Yang, *IEEE Electron Device Lett.* **35**, 336 (2014).
- 10) M. Kanamura, T. Ohki, T. Kikkawa, K. Imanishi, T. Imada, A. Yamada, and N. Hara, *IEEE Electron Device Lett.* **31**, 189 (2010).
- 11) T. Palacios, C. Suh, A. Chakraborty, S. Keller, S. P. DenBaars, and U. K. Mishra, *IEEE Electron Device Lett.* **27**, 428 (2006).
- 12) X. Hu, G. Simin, J. Yang, M. Asif Khan, R. Gaska, and M. S. Shur, *IEEE Electronics Lett.* **36**, 753 (2000).
- 13) T. Mizutani, M. Ito, S. Kishimoto, and F. Nakamura, *IEEE Electron Device Lett.* **28**, 549 (2007).
- 14) Y. Cai, Y. Zhou, K. J. Chen, and K. M. Lau, *IEEE Electron Device Lett.* **26**, 435 (2005).
- 15) L. Shen, T. Palacios, C. Poblenz, A. Corrión, A. Chakraborty, N. Fichtenbaum, S. Keller, S. P. DenBaars, J. S. Speck, and U. K. Mishra, *IEEE Electron Device Lett.* **27**, 214 (2006).
- 16) J. T. Asubar, S. Kawabata, H. Tokuda, A. Yamamoto, and M. Kuzuhara, *IEEE Electron Device Lett.* **41**, 693 (2020).
- 17) A. A. Allerman, A. M. Armstrong, A. J. Fischer, J. R. Dickerson, M. H. Crawford, M. P. King, M. W. Moseley, J. J. Wierer, and R. J. Kaplar, *Electron. Lett.* **52**, 1319 (2016).
- 18) A. Nishikawa, K. Kumakura, and T. Makimoto, *Jpn. J. Appl. Phys.* **46**, 2316 (2007).
- 19) T. Razzak et al., *Appl. Phys. Lett.* **116**, 023507 (2020).
- 20) J. Y. Tsao et al., *Adv. Electron. Mater.* **4**, 1600501 (2018).
- 21) T. Nanjo, A. Imai, Y. Suzuki, Y. Abe, T. Oishi, M. Suita, E. Yagyu, and Y. Tokuda, *IEEE Trans. Electron Devices* **60**, 1046 (2013).
- 22) S. Muhtadi, S. Hwang, A. L. Coleman, F. Asif, and A. Khan, *75th Annual Device Research Conf. (DRC)*, 2017 (South Bend, IN, USA), p. 143.
- 23) H. Xue, K. Hussain, T. Razzak, M. Gaevski, S. H. Soheli, S. Mollah, V. Talesara, A. Khan, S. Rajan, and W. Lu, *IEEE Electron Device Lett.* **41**, 677 (2020).
- 24) M. U. Jewel, M. D. Alam, S. Mollah, K. Hussain, V. Wheeler, C. Eddy, M. Gaevski, G. Simin, M. V. S. Chandrashekar, and A. Khan, *Appl. Phys. Lett.* **115**, 213502 (2019).
- 25) A. G. Baca, A. M. Armstrong, A. A. Allerman, E. A. Douglas, C. A. Sanchez, M. P. King, M. E. Coltrin, T. R. Fortune, and R. J. Kaplar, *Appl. Phys. Lett.* **109**, 033509 (2016).
- 26) N. Yafune, S. Hashimoto, K. Akita, Y. Yamamoto, H. Tokuda, and M. Kuzuhara, *Electron. Lett.* **50**, 211 (2014).
- 27) M. Gaevski, S. Mollah, K. Hussain, J. Letton, A. Mamun, M. U. Jewel, M. V. S. Chandrashekar, G. Simin, and A. Khan, *Appl. Phys. Express* **13**, 094002-1 (2020).
- 28) B. A. Klein, E. A. Douglas, A. M. Armstrong, A. A. Allerman, V. M. Abate, T. R. Fortune, and A. G. Baca, *Appl. Phys. Lett.* **114**, 112104 (2019).
- 29) S. Mollah et al., *Semicond. Sci. Technol.* **34**, 125001 (2019).
- 30) S. Muhtadi, S. Hwang, A. Coleman, F. Asif, A. Lunev, M. V. S. Chandrashekar, and A. Khan, *Appl. Phys. Lett.* **110**, 171104 (2017).
- 31) X. Liu, H. Y. Wang, H. C. Chiu, Y. Chen, D. Li, C. R. Huang, H. L. Kao, H. C. Kuo, and S. W. H. Chen, *J. Alloys Compd.* **814**, 152293 (2020).
- 32) C. Ren, H. Shen, Z. Li, T. Chen, B. Zhang, and T. Gao, *J. Semicond.* **36**, 014008 (2015).
- 33) X. Hu, S. Hwang, K. Hussain, R. Floyd, S. Mollah, F. Asif, G. Simin, and A. Khan, *IEEE Electron Dev. Lett.* **39**, 1568 (2018).
- 34) G. S. Simin, M. Islam, M. Gaevski, J. Deng, R. Gaska, and M. S. Shur, *IEEE Electron Device Lett.* **35**, 449 (2014).
- 35) S. Mollah, M. Gaevski, K. Hussain, A. Mamun, G. Simin, and A. Khan, *Appl. Phys. Lett.* **117**, 232105 (2020).
- 36) Y. Cai, Y. Zhou, K. M. Lau, and K. J. Chen, *IEEE Trans. Electron Devices* **53**, 2207 (2006).
- 37) P. A. Ivanov, M. E. Levinstein, G. Simin, X. Hu, J. Yang, M. Asif Khan, L. Rumyantsev, M. S. Shur, and R. Gaska, *IEEE Electron. Lett.* **37**, 1479 (2001).
- 38) S. Mollah et al., *Phys. Status Solidi A* **217**, 1900802 (2020).
- 39) X. Sun, Y. Zhang, K. S. C. Liao, T. Palacios, and T. P. Ma, *Int. Electron Devices Meeting, 2014 (San Francisco, CA, USA)*, 10.1109/IEDM.2014.704707.
- 40) E. A. Douglas, B. Klein, A. A. Allerman, A. G. Baca, T. Fortune, and A. M. Armstrong, *J. Vac. Sci. Technol. B* **37**, 021208 (2019).
- 41) C. S. Suh, Y. Dora, N. Fichtenbaum, L. McCarthy, S. Keller, and U. K. Mishra, *Int. Electron Devices Meeting, 2006 (San Francisco, CA, USA)*, 10.1109/IEDM.2006.346931.
- 42) K. J. Chen, A. M. H. Kwan, and Z. Tang, *The 1st IEEE Workshop on Wide Bandgap Power Devices and Applications, 2014*, 10.1109/WiPDA.2013.6695570.
- 43) R. Wang, Y. Cai, C. W. Tang, K. M. Lau, and K. J. Chen, *IEEE Electron Device Lett.* **27**, 793 (2006).
- 44) K. D. Chabak et al., *IEEE Electron Device Lett.* **39**, 67 (2018).
- 45) Z. Feng et al., *Appl. Phys. Lett.* **116**, 243503 (2020).
- 46) Z. Feng et al., *IEEE Electron Device Lett.* **41**, 333 (2020).