

Fabrication process and failure analysis for robust quantum dots in silicon

J. P. Dodson,¹ Nathan Holman,¹ Brandur Thorgrímsson,¹ Samuel F. Neyens,¹ E. R. MacQuarrie,¹ Thomas McJunkin,¹ Ryan H. Foote,¹ L. F. Edge,² S. N. Coppersmith,^{1,3} and M. A. Eriksson¹

¹*Department of Physics, University of Wisconsin-Madison, Madison, WI 53706, USA*

²*HRL Laboratories, LLC, 3011 Malibu Canyon Road, Malibu, CA 90265, USA*

³*University of New South Wales, Sydney, Australia*

We present an improved fabrication process for overlapping aluminum gate quantum dot devices on Si/SiGe heterostructures that incorporates low-temperature inter-gate oxidation, thermal annealing of gate oxide, on-chip electrostatic discharge (ESD) protection, and an optimized interconnect process for thermal budget considerations. This process reduces gate-to-gate leakage, damage from ESD, dewetting of aluminum, and formation of undesired alloys in device interconnects. Additionally, cross-sectional scanning transmission electron microscopy (STEM) images elucidate gate electrode morphology in the active region as device geometry is varied. We show that overlapping aluminum gate layers homogeneously conform to the topology beneath them, independent of gate geometry, and identify critical dimensions in the gate geometry where pattern transfer becomes non-ideal, causing device failure.

I. INTRODUCTION

Developing a suitable physical system for quantum computation has received much attention in the past two decades. Since Loss and Divencenzo's proposal [1], significant progress has been made using spins in solid-state systems as quantum bits (qubits). Coherent control of semiconductor quantum dots using spin degrees of freedom was first demonstrated in GaAs/Al_{0.3}Ga_{0.7}As heterostructures [2, 3]. This particular heterostructure found initial success due to the small electron effective mass in GaAs and depletion mode operation of devices. This allows for large, single-layer gate geometries to tune devices into the few-electron regime [4]. Although fabrication and characterization of one-qubit devices in GaAs has become routine [2, 3, 5–7], short coherence times of spin-qubits due to the presence of nuclear spins [8] make it difficult to achieve fidelities necessary for fault-tolerant operation [9].

Silicon-based approaches have significantly improved qubit performance in solid-state spin systems in part due to the spinless nucleus of ²⁸Si. Experiments using isotopically purified ²⁸Si have shown average single-qubit control fidelity in excess of 99.9% [10]. However, in Si, the lithographic demands are more stringent because of the larger electron effective mass. Different gate designs have been explored, including open geometries, which use global top gate(s) and several depletion gates to form each quantum dot [11, 12] and tight geometries which use linear, overlapping gates with dedicated accumulation and depletion electrodes for each quantum dot [13, 14]. While both general designs have generated two-qubit devices in Si/SiGe [15–17] and Si-MOS [18, 19], the overlapping gate architecture has clear advantages in scaling to larger systems. A 9-dot array has already been demonstrated [14] and similar architectures can be scaled into much larger arrays. Additionally, quantum dots form in predictable locations with tunnel couplings

that can be well-controlled using a single gate [20, 21]. While there are benefits in choosing a linear, overlapping gate architecture, developing a high yield fabrication process is challenging.

In this article, we investigate many yield limiting steps in the fabrication of linear, overlapping aluminum gate quantum dot devices, showing failure analysis of critical interfaces and providing improved process steps for difficulties experienced in typical fabrication procedures. We present results on three main topics: low-temperature oxidation of inter-gate aluminum oxide (AlO_x), cross-sectional scanning transmission electron microscopy (STEM) analysis of overlapping Al gate geometries, and characterization of interconnects between the device bond pads and active region—the local region surrounding quantum dots. Four low-temperature oxidation techniques are compared for enhancement of the native AlO_x that electrically isolates subsequent gate electrode layers from each other. STEM analysis investigates test structures with varying dot-to-dot pitch, characterizing how different gate geometries affect gate electrode morphology and the filling of barrier gates in gaps between plunger gates. For the interconnects, we optimize the process flow to allow for thermal annealing of the Al₂O₃ grown by atomic layer deposition (ALD), incorporation of the low-temperature oxidation techniques presented, and integration of on-chip electrostatic discharge (ESD) protection.

II. FABRICATION METHODS

Layer-by-layer fabrication of overlapping Al gate quantum dot devices is shown in Figure 1. A top down scanning electron microscope (SEM) image of each Al gate layer is shown in Figure 1(a-c) and a completed device active region with all three layers is shown in Figure 1(d). The device consists of three quantum dots with four bar-




Figure 1. Scanning electron microscope images of a triple-dot device active region and stability diagrams. (a) Screening gates are patterned in the first layer. (b) The accumulation gate layer patterns reservoirs and plunger gates. (c) Barrier gates are patterned on the third layer to fill gaps between plunger gates. (d) All three layers of a completed triple-dot device. (e) Cross-sectional schematic of the gate stack in the quantum dot channel between gates S2 and S3, where the light purple border around the Al electrodes is native AlO_x . The screening gates from (a) are not shown because they border the quantum dot channel. (f, g) Stability diagrams of plunger gate pairs P1/P2 and P2/P3 where the differential conductance dg_{M1}/dV_P beneath charge sensing dot M1 is measured by modulating the voltage on both plunger gates simultaneously, demonstrating electrostatic control of the few-electron regime in each quantum dot pair.

rier gates on the bottom side and a single integrated charge sensing dot on the top side. This particular geometry is shown because it is a unit cell for an architecture that can be linearly tiled [14]. All layers are patterned using an Elionix ELS G-100 electron beam writer on PMMA 495 A4 resist. Layers are aligned using 200 nm thick evaporated gold alignment marks, achieving better than 10 nm overlay accuracy on average. The Al gate metal is deposited using a Lesker PVD 75 electron-beam evaporator at 0.3 Å/s at a pressure of $\sim 9 \times 10^{-7}$ Torr. All electron-beam lithography (EBL) steps using a PMMA resist stack are developed in 3:1 IPA:MIBK and lifted off using Remover PG heated to 75°C for 1 hour, followed by a solvent clean. After lift-off, the Al gates on the first two layers are further oxidized using a plasma ash technique that will be described in detail below. A more thorough fabrication process is described in the Appendix.

Each set of gates takes on a specific role in manipulating the chemical potential of the two-dimensional electron gas (2DEG). The first layer, shown in Figure 1(a), acts to screen stray electromagnetic fields from the second and third layers. The screening gates are used to deplete regions beneath them, defining a long, thin channel in the 2DEG that can be accumulated/depleted by gates from subsequent layers. A 150 nm wide central screening gate is patterned to prevent current injection from the top side to the bottom side. The second layer, shown in Figure 1(b), consists of accumulation gates, in-

cluding reservoir gates for Fermi level control of electron reservoirs, and plunger gates for tuning electron occupation within quantum dots. Figure 1(c) shows the third layer, which patterns barrier gates designed to deplete the 2DEG and tune the tunnel coupling into and out of the quantum dots. The final device with all three layers is shown in Figure 1(d). The width of all plunger/barrier gates is increased to 100 nm before crossing the back edge of the screening gates in order to minimize step coverage failure. In this particular geometry, plunger gates are nominally 70 nm wide with a 120 nm pitch, and barrier gates are 60 nm wide, filling a 50 nm gap. Figure 1(e) shows a cross-sectional schematic of the quantum dot channel in Figure 1(d), where screening gates S2 and S3 border the channel. The device is cooled in a dilution refrigerator with a base temperature of < 50 mK and electron temperature $T_e = 100 \pm 10$ mK. Figure 1(f, g) show charge stability diagrams in the few-electron regime between each pair of adjacent quantum dots P1/P2 and P2/P3, respectively, as measured by an integrated charge sensing dot beneath M1. M1 is biased into a configuration such that it is on the highest sloped region of a Coulomb blockade peak, where changes in charge occupancy of quantum dots P1-P3 result in detectable shifts in current through the sensor dot [22]. The differential conductance dg_{M1}/dV_P is measured using standard lock-in techniques as detailed in Ref. [23], where the voltage on both plunger gates are modulated simultaneously.

High resolution plots were taken over a 24 hour period to demonstrate stability in the few-electron regime.

III. LOW-TEMPERATURE INTER-GATE OXIDATION

Gate layers are electrically isolated via the AlO_x that grows natively on the Al gate electrodes. This allows for the omission of blanket dielectric films such as ALD-grown Al_2O_3 typically present between gate layers, which may cause increased charge noise in Si/SiGe quantum dot devices [24]. Removal of grown dielectrics for electrical isolation comes at a cost though—one must rely on the AlO_x that grows natively on evaporated Al, which is reported to grow between 1.6–3.0 nm by a variety of techniques [25–30]. This makes high yield fabrication of devices difficult due to gate-to-gate leakage and damage from ESD.

In order to determine if this native oxide is sufficient to prevent leakage, we compare four different techniques used to oxidize Al gates: native oxidation (NO), thermal annealing at 250°C (TO), plasma ashing (PA), and UV-ozone treatment (UV). All samples are natively oxidized at standard temperature and pressure before a 15 minute treatment by each oxidation method. For TO, the anneal is at 250°C and 45% humidity. For PA, the plasma asher used is a YES R3 Downstream Plasma Cleaner at a pressure of 5 torr with 80 sccm O_2 using a power of 250 W. For UV, a Samco UV-1 model is used with an oxygen flow rate of $0.5 \text{ l}\cdot\text{min}^{-1}$, giving an ozone concentration of $6 \text{ g}\cdot\text{m}^{-3}$ with its substrate platen heated to 250°C.

To characterize how each oxidation treatment affects the electrical isolation properties of the Al gates, we fabricate two-layer test structures designed to replicate the overlap between plunger/barrier layers and the screening gate layer of the device shown in Figure 1. The test structure device design includes the portion of the plunger/barrier gate that climbs onto the screening gate lying beneath it to ensure this rugged interface was included as part of the breakdown test. The first layer is oxidized using one of the four methods, and subsequently the breakdown voltage is measured using standard current-voltage measurements. Devices are fabricated on [100] Si wafers, electrically isolated from the Si by 100 nm of ALD-grown Al_2O_3 . The two layers are patterned using EBL. 30 and 50 nm of Al are deposited for the first and second layer, respectively. The structures have an overlap area of $1 \mu\text{m} \times 0.1 \mu\text{m}$, similar to the gate overlap in Figure 1(d). Each electrode layer forming the test structures is electrically connected to bond pads, as described in detail in Section V, which is used to apply a differential voltage to the device and measure leakage current using a Keithley Model 2700 Multimeter, current limited to 5 nA. Devices are tested cryogenically at 2 K by increasing the differential voltage between electrode and counter-electrode pairs until breakdown is observed, defined here to be when 100 pA of gate-to-gate




Figure 2. Low-temperature oxidation characterization of AlO_x . (a) Breakdown voltage data for native (NO), thermally annealed (TO), UV-ozone (UV), and plasma ashed (PA) inter-gate AlO_x . Solid data points show the average breakdown voltage and standard deviation measured for each method. Adjacent to solid data points are the breakdown voltages of all devices measured for each method, shown as hollow, semi-transparent points. (b) X-ray photoelectron spectroscopy (XPS) spectra taken for each method; traces offset for clarity. The AlO_x thickness is extracted from the relative intensities of the oxidic/metallic Al 2p peaks [31]. (c) Extracted thickness of AlO_x from XPS spectra.

leakage is measured (a measured current density of $0.1 \text{ A}\cdot\text{cm}^{-2}$). Devices are inspected after measurement in an SEM to ensure they have not been destroyed by ESD.

Figure 2(a) shows the results of the breakdown test. For each of the four oxidation methods, 10, 41, 11, and 35 samples are measured for NA, TO, UV, and PA, respectively, to determine an average breakdown voltage, shown as a solid data point. Adjacent to solid data points are the breakdown voltages of all devices measured for each method, shown as hollow, semi-transparent points. The average breakdown and standard deviations are summarized in Table I. The spread and standard deviations measured for TO and PA are a more accurate representation of their true values due to the larger number of devices measured.

The minimum breakdown voltages observed in PA and UV, shown in column four of Table I, are significantly above the estimated maximum differential voltage needed for overlapping Al gate devices in Si/SiGe ($\sim 1\text{--}2 \text{ V}$), whereas it is only modestly higher for NO and TO. As device size is increased to include more and more overlapping aluminum gates, it becomes increasingly impor-

tant that the native AlO_x is further oxidized to be more robust to electrical breakdown, thus PA and UV represent two low-temperature oxidation methods that mitigate failure due to gate-to-gate leakage at an acceptable level for larger devices. The distinct increase in breakdown voltage of the PA and UV techniques suggests increased AlO_x thickness and/or higher quality AlO_x . To isolate these variables, we analyze bulk Al films using x-ray photoelectron spectroscopy (XPS) to determine oxide thickness. The XPS spectra are shown in Figure 2(b). The AlO_x thickness can be extracted from the relative intensities of the oxidic/metallic Al 2p peaks, as detailed in Ref. [31]. We note there is a slight red shift observed in the AlO_x XPS peak of the PA samples which is likely due to PA being the thickest of the four films. Since the Al-O bonding energy is ~ 0.6 eV lower than the Al-OH bonding energy [32], the surface layer of AlO_x is more hydroxyl rich than bulk AlO_x , and the red shift occurs simply because PA is thicker than the other films. The spectra shown in Figure 2(b) are a subset of a larger dataset taken to determine the average thickness and fluctuations in thickness for each method. Six XPS spectra are taken at different positions on the bulk film for each oxidation method to obtain statistical fluctuations in the AlO_x thickness. We note that the AlO_x thickness of amorphous and crystalline oxidized Al are similar [30], so our bulk measurements are closely representative of the much smaller device gate electrodes, which are composed of Al grains on the order of the gate electrode width. Figure 2(c) shows the results from all measured samples, and the values are summarized in Table I. The thickness for PA, UV and TO all exceed NO. PA displays the fastest oxidation rate.

Calculating a breakdown field of the AlO_x layer is not as straightforward as taking the ratio of columns 3 and 2 of Table I, because of the complex oxidation behavior of the Al- AlO_x -Al stack. Nonetheless, it is useful to note that such a simple division would yield results of $\sim 12\text{--}15$ $\text{MV}\cdot\text{cm}^{-1}$. For context, the breakdown values reported for *bulk* AlO_x in literature are $\sim 3\text{--}8$ $\text{MV}\cdot\text{cm}^{-1}$ [33–35]. There are three reasons for the significant difference between the previously reported bulk values and the results

of the ratio of columns 3 and 2 of Table I. First, column 2 reports the measured thickness of films that did not have Al evaporated on top of the oxide. The bottom part of Al electrodes has been shown to oxidize when in contact with oxygen-rich materials such as SiO_2 [36] and ALD- Al_2O_3 [37]. Thus, the AlO_x thickness between the two Al electrodes may increase upon deposition of the top Al electrode, presumably with a less oxygen-rich composition. Second, the AlO_x in these samples is in the ultrathin regime, and such films display an enhanced breakdown field [38]. Third, the substrate temperature is 2 K rather than room temperature for these measurements, and such a decrease in temperature can increase breakdown fields [35, 39]. All three of these mechanisms are likely to contribute to the large ratio of columns 3 to 2 in Table I.

The oxidation rate of Al for both UV and PA follows a $d \sim \sqrt{t}$ dependence [26, 27], where d is thickness and t is time, which can be used to further increase the AlO_x thickness if desired. PA is implemented in the fabrication of the triple-dot device shown in Figure 1. Low-frequency charge noise was measured in two devices using PA on separate chips, using the technique detailed in Ref. [40], obtaining values of 2.31 and 0.89 $\mu\text{eV}/\sqrt{\text{Hz}}$ at 1 Hz where the noise power spectral density follows a $1/f$ dependence with exponents 1.03 and 1.04, respectively. This is consistent with other recent results for Si/SiGe quantum dots using ALD-grown Al_2O_3 as a gate dielectric [24, 40].

IV. STEM FAILURE ANALYSIS

To further investigate potential failure modes in overlapping Al gate devices, we fabricate test structures using PA between gate layers and take cross-sectional STEM images (Figure 3). Two-layer test structures are fabricated to investigate filling of the gaps between plunger gates (first layer) by barrier gates (second layer) for varying gate widths.

The test structures are fabricated using the same procedure described for the device shown in Figure 1(a-d), except the first layer is omitted. We note that the evaporator hearth is water-cooled and copper radiation shielding is used to keep the sample stage near room temperature to reduce high-temperature induced morphological effects such as large grain size and sloped sidewalls of the aluminum [41]. The gate geometry is shown in Figure 3(a, b), where the plunger gate layer consists of eight 70 nm wide, 50 nm thick gate electrodes with gate-to-gate pitches varying from 90–150 nm in steps of 10 nm (increasing right to left). This leaves nominal gaps 20–80 nm wide for the barrier gates to fill. The barrier gates are evaporated 20 nm wider than each gap, ranging from 40–100 nm (increasing right to left) and the thickness of the barrier gate layer is nominally 65 nm. A schematic of the expected cross-section is shown in Figure 3(c), where the sloped sidewalls and the effect on gate morphology has been taken into account. This schematic can be com-

Table I. Electrical characterization summary of low-temperature Al oxidation methods. Oxide thickness was determined from x-ray photoelectron spectroscopy (XPS). The breakdown voltage (BDV) is defined here to be when >100 pA of current is measured between electrode and counter-electrode pairs.

Method	Thickness (nm)	BDV (V)	Min. BDV (V)
PA	4.12 ± 0.12	6.36 ± 1.12	4.50
UV	3.49 ± 0.09	5.23 ± 0.31	4.75
TO	2.88 ± 0.04	3.65 ± 0.59	2.60
NO	2.00 ± 0.07	2.91 ± 0.24	2.80




Figure 3. Failure analysis for varying gate widths. (a, b) Scanning transmission electron microscopy (STEM) images of an overlapping Al gate structure, where (b) has been false-colored. Al plunger gates (blue) are deposited nominally 50 nm thick and 70 nm wide on a Si substrate with gate-to-gate pitches varying from 90–150 nm. Al barrier gates (red) are deposited subsequently, nominally 65 nm thick with widths varying from 40–100 nm. The test structure is capped with 20 nm of ALD-grown Al_2O_3 (gray) and a protective platinum layer (black). (c) A schematic of the expected cross-section of the overlapping Al gate structure. The sidewalls are assumed to be $\sim 60^\circ$ as is observed on average in the STEM image. (d, e) Zoom in of Figure 3(a), where (e) has been false-colored. The 70 nm gap between plunger gates is filled homogeneously by the barrier gate. (f-h) Schematic showing before (f), during (g) and after (h) the Al e-beam evaporation. The sloped sidewalls observed for Al gates is due to accumulation of Al on PMMA sidewalls during evaporation [25].

pared to the region of interest of the triple-dot device, which is shown earlier in Figure 1(e). In Figure 3(b), the plunger gate layer (blue) and barrier gate layer (red) have been false-colored using the dark-field STEM image shown in the Supplemental Material.

Several striking features are revealed from the STEM images. The sidewall slope of the plunger and barrier gate electrodes is found to be between 45° – 60° . This is consistent with AFM profiling shown in Ref. [41] and can be explained by the process illustrated in Figure 3(f-h). During evaporation, Al accumulation narrows the opening of the PMMA mask. In extreme cases, the opening closes completely, leaving gate electrodes thinner than intended. This symptom is visible on the far right of Figure 3(a, b), and can lead to yield problems associated with step coverage failure.

On the far right of Figure 3(a, b), the plunger gates themselves are deformed and reduced in thickness. This is attributed to resist wall collapse [42], since the thickness is skewed to one side. Top-down SEM images (not shown) are consistent with such resist collapse. Resist wall collapse is an issue in these devices because the barrier gates are relatively thick (65 nm), to guarantee high-yield connection over the many underlying gates in this device. As a consequence, the PMMA resist is also chosen to be thick (180 nm), for high-yield liftoff.

The barrier gates fill and contact the underlying surface across all regimes, independent of the gap width. The only case in this test structure where a barrier gate is not in contact with the substrate is on the far right side, where the intended gap of 20 nm completely closed off. In the narrower regime, the barrier gate layer fails for a different reason than the plunger gate layer. The

barriers do not hold their intended thickness and shape, due to the process illustrated in Figure 3(f-h). Given the 45° – 60° sloped sidewalls, the thickness of the gate cannot reliably exceed the width using this recipe. A way to design around this is to pattern barrier gates as wide as possible when devices contain small gaps between plunger gates.

V. DEVICE INTERCONNECTS

Another challenge in fabricating quantum dots in Si/SiGe heterostructures is the design considerations needed for developing on-chip interconnects between bond pads and the active region. High temperature processes are desirable at different stages of device fabrication, but often times they cause failure of interconnects. Below, we discuss critical interfaces affecting the thermal budget at various stages of fabrication, how to design around the thermal budget, and integration of on-chip ESD protection.

For the interconnect design, we etch a mesa between the bond pads and active region, shown in Figure 4(b), preventing gate-to-ohmic leakage in the event that wire bonds punch through the substrate into the 2DEG. The yield of devices can be severely limited by damage due to ESD after the fabrication of the active region. To ameliorate this, on-chip ESD protection is implemented. Shorting wires are patterned before fabrication of the active region in the same lithographic step as bond pads, preventing build-up of charge between gates. The shorting wires can be seen Figure 4(a) bordering the bond pads. An equipotential for all gates is maintained through device




Figure 4. Interconnect and ESD protection architecture. (a) Optical image of full device. The electrostatic discharge (ESD) protection wiring borders the device, shorting all gate leads together during fabrication of the device. (b) Optical image of the device mesa. Interconnects between the active region and bond pads are joined by 3/17 nm thick Ti/Pd pads. (Inset) Top-down zoom-in of a Pd-Al interconnect and ohmic, corresponding to the cross-sectional schematic shown in (d). (c) Schematic cross-section (not to scale) of a device interconnect where the Al gate lead meets the Pd interconnect. An oxide terrace is used to reduce bulk oxide beneath the active region. At I-1, an interface between Al and Pd is formed, resulting in problematic alloys at $\sim 300^\circ\text{C}$. (d) Schematic cross-section (not to scale) of a device interconnect at the ohmic site. An interface (I-2) between Ti/Pd and the P^+ doped Si/SiGe heterostructure forms. Diffusion processes are observed to begin at $\sim 400^\circ\text{C}$, which can affect the interconnect morphology and electrical connectivity.

packaging by wire bonding, grounding through a printed circuit board, and physically scribing away the shorting wires on-chip afterwards. Alternatively, the leads can be electrically disconnected after fabrication using an etch step; however, this does not protect the device during packaging.

Consideration of the thermal budget is important when determining a process flow for quantum dot devices. Significant interdiffusion of the Si/SiGe interface at the quantum well can occur above 800°C [43], lowering the valley splitting [44]. This makes growth of high quality SiO_2 [45, 46] on Si/SiGe heterostructures difficult, so instead ALD is used to grow amorphous Al_2O_3 or HfO_2 for gate-to-2DEG isolation. After the field and gate oxide is grown, thermal annealing can be used to reduce interface trapped charge [47, 48], which has been shown to reduce threshold voltages and increase transconductance in Si-MOS quantum dots [13].

The presence of interfaces (Figure 4(c), I-1 and Figure 4(d), I-2) further limits the thermal budget of devices. We also note that the presence of thin Al films imposes its own set of thermal constraints, including dewetting and void formation, occurring at 400°C [25] and between 300 – 500°C [49], respectively. To maximize the thermal budget of devices, we choose palladium instead of gold for interconnect metallization. Au is often used, but formation of AuAl_2 (purple plague), a non-conductive alloy, is observed in thin Au-Al films at temperatures as low as 217°C on a minutes time scale [50]. Additionally, at the ohmic metallization site, the Au/Si interface experiences an interstitial diffusion process that affects thin film electrode morphology at temperatures as low as 200°C [51]. We observe a similar process when annealing a Au/Ti/Si structure analogous to I-2 at 250°C for 30 minutes. When using Pd, the thermal budget is found to increase. Formation of Pd-Al alloys in thin films near 300°C [52] can cause electrical discontinuities, which we verified with a 30 minute anneal at 300°C on a 30/17/3 nm Al/Pd/Ti gate stack. Additionally, we observe diffusion processes at 400°C occurring at the Pd/Ti/Si interface, affecting ohmic gate morphology. The consequence of these critical temperatures is that they cannot be exceeded by processes such as post-metallization anneals or inter-gate oxidations with the expectation of high yield. However, the UV and PA methods presented in this paper do not exceed any of these critical temperatures when using Pd as an interconnect/ohmic gate metal (Figure 4(b), inset), and thus are good choices for oxidation of inter-gate oxide.

VI. CONCLUSION

We have demonstrated an improved fabrication process and performed failure analysis on many critical interfaces in overlapping Al gate quantum dot devices. The main takeaway from the AlO_x characterization is that PA and UV mitigate failure due to gate-to-gate leakage and ESD, and their process temperatures are compatible with the thermal budget of overlapping Al gate quantum dot devices. Optimization of individual oxidation techniques, not considered here, may improve oxide quality and allow further tuning of the AlO_x thickness. For UV oxidation of Al, relative humidity, time of oxidation, temperature,

and partial pressure of oxygen all affect the growth rate [27, 28, 53]. For PA, time of oxidation, excitation frequency, power, and partial pressure of oxygen affect the growth rate [26, 54].

We also fabricated overlapping Al gate two-layer structures and used cross-sectional STEM images to analyze failure modes of varying gate geometries. The sidewalls of the plungers/barriers were found to be between 45–60°, creating potential issues with step coverage near the active region. This can often be designed around by maximizing the barrier gate widths when devices have small gaps between plunger gates. We also identified failure modes associated with critical dimensions in device geometries. Gates with <40 nm gaps between plungers showed abnormalities due to resist wall collapse and thinner than intended deposition thickness.

Finally, we showed an interconnect fabrication process that implements on-chip ESD protection and identified critical temperatures that can result in electrical discontinuities at different stages of device fabrication. By designing a fabrication process compatible with these temperatures, field/gate oxides may still be annealed at 450°C in forming gas before metal deposition, and intergate oxide in Al devices can be further oxidized using UV or PA. The result of a process with these changes implemented was shown in Figure 1(e, f), where the quantum dots were notably stable and all gate electrodes worked as intended.

ACKNOWLEDGMENTS

We thank Jason Petta and Lieven Vandersypen for helpful discussions. Research was sponsored in part by the Army Research Office (ARO) under Grant Numbers W911NF-17-1-0274 and by the Vannevar Bush Faculty Fellowship program under ONR grant number N00014-15-1-0029. We acknowledge the use of clean room facilities supported by NSF through the UW-Madison MRSEC (DMR-1720415) and electron beam lithography supported by the NSF MRI program (DMR-1625348). The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the Army Research Office (ARO), or the U.S. Government. The U.S. Government is authorized to reproduce and distribute reprints for Government purposes notwithstanding any copyright notation herein.

Appendix: Detailed Fabrication Process

The fabrication process flow for devices integrating low-temperature oxidation of Al gates, on-chip ESD pro-

tection, thermal annealing of the field/gate oxide, and the use of Pd as interconnect metal is discussed below. Patterning for all photolithography steps is done using a Nikon NSR-2005i8A i-line stepper. All photolithography steps precede EBL steps and are completed on a 3" Si/SiGe wafer before it is diced into chips for EBL. A base mesa structure, shown in Figure 4(a, b), accommodates a range of device geometries with up to 40 gates. All Al₂O₃ etch steps use 20:1 BOE as an etchant.

Device fabrication begins with a mesa etch using reactive ion etching (RIE) with CHF₃ as the process gas. Before ion implantation, a 10 nm screening oxide (Al₂O₃) is grown using ALD. This helps prevent cross-linked resist from contaminating the substrate when stripping the resist mask post-ion implantation. ³¹P⁺ is implanted at 25 keV with a density of 5×10¹⁵ ions·cm⁻² at a 7° tilt to electrically connect to a 40 nm deep Si quantum well. The implanted region is then annealed at 700°C for 15 seconds in forming gas using a rapid thermal annealer (RTA). 15 nm of field oxide and 5 nm of gate oxide (Al₂O₃) are grown subsequently using ALD. Between oxide depositions, a 15 μm × 15 μm terrace is etched in the field oxide to reduce bulk oxide in the active region. Each layer is annealed individually using a forming gas anneal (FGA) at 450°C. Two anneals, one after each layer, is preferred over annealing both at the same time due to blistering of ALD Al₂O₃ [55, 56].

Metallization of devices begins with a two step process to etch and metallize the ohmic contacts. Positive photoresist with an HMDS adhesion layer is used to prevent undercutting during the etch and a negative resist is used for ohmic metallization. Interconnect jumper pads are then deposited using a 3/17 nm Ti/Pd metal stack. This total thickness must be sufficiently thin compared to the first Al gate layer thickness to prevent step coverage failure. Bond pads and the ESD protection wiring are deposited together using a 20/180 nm Ti/Pd metal stack.

After wafer-level photolithography steps have been completed, the wafer is diced and the active region is fabricated on chips. Three layers of Al gates are deposited using an e-beam evaporator with thicknesses of 30/50/65 nm, increasing from first to last. After the first and second layers are deposited, the native AlO_x that grows on the gate electrodes is further oxidized as discussed in the main text.

[1] D. Loss and D. P. DiVincenzo, *Phys. Rev. A* **57**, 120 (1998).

[2] J. R. Petta, A. C. Johnson, J. M. Taylor, E. A. Laird, A. Yacoby, M. D. Lukin, C. M. Marcus, M. P. Hanson,

- and A. C. Gossard, *Science* **309**, 2180 (2005).
- [3] F. H. L. Koppens, C. Buizert, K. J. Tielrooij, I. T. Vink, K. C. Nowack, T. Meunier, L. P. Kouwenhoven, and L. M. K. Vandersypen, *Nature* **442**, 766 (2006).
 - [4] M. Ciorga, A. S. Sachrajda, P. Hawrylak, C. Gould, P. Zawadzki, S. Jullian, Y. Feng, and Z. Wasilewski, *Phys. Rev. B* **61**, R16315 (2000).
 - [5] J. R. Petta, A. C. Johnson, C. M. Marcus, M. P. Hanson, and A. C. Gossard, *Phys. Rev. Lett.* **93**, 186802 (2004).
 - [6] M. Pioro-Ladrière, T. Obata, Y. Tokura, Y.-S. Shin, T. Kubo, K. Yoshida, T. Taniyama, and S. Tarucha, *Nat. Phys.* **4**, 776 (2008).
 - [7] E. A. Laird, J. M. Taylor, D. P. DiVincenzo, C. M. Marcus, M. P. Hanson, and A. C. Gossard, *Phys. Rev. B* **82**, 075403 (2010).
 - [8] W. A. Coish and D. Loss, *Phys. Rev. B* **70**, 195340 (2004).
 - [9] A. G. Fowler, M. Mariani, J. M. Martinis, and A. N. Cleland, *Phys. Rev. A* **86**, 032324 (2012).
 - [10] J. Yoneda, K. Takeda, T. Otsuka, T. Nakajima, M. R. Delbecq, G. Allison, T. Honda, T. Kadera, S. Oda, Y. Hoshi, N. Usami, K. M. Itoh, and S. Tarucha, *Nature Nanotechnol.* **13**, 102 (2018).
 - [11] M. G. Borselli, K. Eng, E. T. Croke, B. M. Maune, B. Huang, R. S. Ross, A. A. Kiselev, P. W. Deelman, I. Alvarado-Rodriguez, A. E. Schmitz, M. Sokolich, K. S. Holabird, T. M. Hazard, M. F. Gyure, and A. T. Hunter, *Appl. Phys. Lett.* **99**, 063109 (2011).
 - [12] X. Wu, D. R. Ward, J. R. Prance, D. Kim, J. K. Gamble, R. T. Mohr, Z. Shi, D. E. Savage, M. G. Lagally, M. Friesen, S. N. Coppersmith, and M. A. Eriksson, *PNAS* **111**, 11938 (2014).
 - [13] S. J. Angus, A. J. Ferguson, A. S. Dzurak, and R. G. Clark, *Nano Lett.* **7**, 2051 (2007).
 - [14] D. M. Zajac, T. M. Hazard, X. Mi, E. Nielsen, and J. R. Petta, *Phys. Rev. Appl.* **6**, 054013 (2016).
 - [15] D. M. Zajac, A. J. Sigillito, M. Russ, F. Borjans, J. M. Taylor, G. Burkard, and J. R. Petta, *Science* **359**, 439 (2018).
 - [16] T. F. Watson, S. G. J. Philips, E. Kawakami, D. R. Ward, P. Scarlino, M. Veldhorst, D. E. Savage, M. G. Lagally, M. Friesen, S. N. Coppersmith, M. A. Eriksson, and L. M. K. Vandersypen, *Nature* **555**, 633 (2018).
 - [17] X. Xue, T. F. Watson, J. Helsen, D. R. Ward, D. E. Savage, M. G. Lagally, S. N. Coppersmith, M. A. Eriksson, S. Wehner, and L. M. K. Vandersypen, *Phys. Rev. X* **9**, 021011 (2019).
 - [18] M. Veldhorst, C. H. Yang, J. C. C. Hwang, W. Huang, J. P. Dehollain, J. T. Muhonen, S. Simmons, A. Laucht, F. E. Hudson, K. M. Itoh, A. Morello, and A. S. Dzurak, *Nature* **526**, 410 (2015).
 - [19] W. Huang, C. H. Yang, K. W. Chan, T. Tanttu, B. Hensen, R. C. C. Leon, M. A. Fogarty, J. C. C. Hwang, F. E. Hudson, K. M. Itoh, A. Morello, A. Laucht, and A. S. Dzurak, *Nature* **569**, 532 (2019).
 - [20] D. M. Zajac, T. M. Hazard, X. Mi, K. Wang, and J. R. Petta, *Appl. Phys. Lett.* **106**, 223507 (2015).
 - [21] S. F. Neyens, E. MacQuarrie, J. Dodson, J. Corrigan, N. Holman, B. Thorggrimsson, M. Palma, T. McJunkin, L. Edge, M. Friesen, S. Coppersmith, and M. Eriksson, *Phys. Rev. Applied* **12**, 064049 (2019).
 - [22] M. Field, C. G. Smith, M. Pepper, D. A. Ritchie, J. E. F. Frost, G. A. C. Jones, and D. G. Hasko, *Phys. Rev. Lett.* **70**, 1311 (1993).
 - [23] J. M. Elzerman, R. Hanson, J. S. Greidanus, L. H. Willems van Beveren, S. De Franceschi, L. M. K. Vandersypen, S. Tarucha, and L. P. Kouwenhoven, *Phys. Rev. B* **67**, 161308 (2003).
 - [24] E. J. Connors, J. Nelson, H. Qiao, L. F. Edge, and J. M. Nichol, *Phys. Rev. B* **100**, 165305 (2019).
 - [25] P. C. Spruijtenburg, S. V. Amitonov, W. G. van der Wiel, and F. A. Zwanenburg, *Nanotechnology* **29**, 143001 (2018).
 - [26] A. Quade, H. Wulff, H. Steffen, T. Tun, and R. Hippler, *Thin Solid Films* **377**, 626 (2000).
 - [27] S. Gupta, S. Hannah, C. Watson, P. Åäutta, R. Pedersen, N. Gadegaard, and H. Gleskova, *Organic Electronics* **21**, 132 (2015).
 - [28] F. P. Fehlner, *Low temperature oxidation, the role of vitreous oxides* (John Wiley & Sons, Inc., 1986).
 - [29] L. Nguyen, T. Hashimoto, D. N. Zakharov, E. A. Stach, A. P. Rooney, B. Berkels, G. E. Thompson, S. J. Haigh, and T. L. Burnett, *ACS Applied Materials & Interfaces* **10**, 2230 (2018).
 - [30] J. Evertsson, F. Bertram, F. Zhang, L. Rullick, L. Merte, M. Shipilin, M. Soldemo, S. Ahmadi, N. Vinogradov, F. CarlÅä, J. Weissenrieder, M. GÅüthelid, J. Pan, A. Mikkelsen, J.-O. Nilsson, and E. Lundgren, *Applied Surface Science* **349**, 826 (2015).
 - [31] B. R. Strohmeier, *Surface and Interface Analysis* **15**, 51 (1990).
 - [32] I. Iatsunskyi, M. KempiaÅđski, M. Jancelewicz, K. Za-ÅĆÅżski, S. Jurga, and V. Smytyna, *Vacuum* **113**, 52 (2015).
 - [33] R. Y. Khosa, E. B. Thorsteinsson, M. Winters, N. Rorsman, R. Karhu, J. Hassan, and E. O. Sveinbjörnsson, *AIP Advances* **8**, 025304 (2018).
 - [34] C. M. Tanner, Y.-C. Perng, C. Frewin, S. E. Sadow, and J. P. Chang, *Applied Physics Letters* **91**, 203510 (2007).
 - [35] J. Yota, H. Shen, and R. Ramanathan, *Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films* **31**, 01A134 (2013).
 - [36] W. H. Lim, H. Huebl, L. H. W. van Beveren, S. Rubanov, P. G. Spizzirri, S. J. Angus, R. G. Clark, and A. S. Dzurak, *Applied Physics Letters* **94**, 173502 (2009).
 - [37] M. Brauns, S. V. Amitonov, P.-C. Spruijtenburg, and F. A. Zwanenburg, *Scientific Reports* **8** (2018).
 - [38] H. C. Lin, P. D. Ye, and G. D. Wilk, *Applied Physics Letters* **87**, 182904 (2005).
 - [39] Y. Q. Wu, H. C. Lin, P. D. Ye, and G. D. Wilk, *Applied Physics Letters* **90**, 072105 (2007).
 - [40] B. M. Freeman, J. S. Schoenfield, and H. Jiang, *Applied Physics Letters* **108**, 253108 (2016).
 - [41] F. Müller, *Single-charge tunneling in ambipolar silicon quantum dots*, Ph.D. thesis, University of Twente, Netherlands (2015).
 - [42] P. Nealey, M. Stoykovich, K. Yoshimoto, and H. Cao, in *Encyclopedia of Materials: Science and Technology* (Elsevier, 2003) pp. 1–9.
 - [43] G. M. Xia, J. L. Hoyt, and M. Canonico, *Journal of Applied Physics* **101**, 044901 (2007).
 - [44] M. Friesen, M. A. Eriksson, and S. N. Coppersmith, *Appl. Phys. Lett.* **89**, 202106 (2006).
 - [45] E. A. Irene, *Journal of The Electrochemical Society* **125**, 1708 (1978).
 - [46] K. Yoneda, *Journal of The Electrochemical Society* **142**, 4304 (1995).

- [47] S. Wolf and R. Tauber, *Silicon Processing for the VLSI Era: Process Technology*, 2nd ed., Vol. 1 (Lattice Press, 2000).
- [48] P. C. Spruijtenburg, S. V. Amitonov, F. Mueller, W. G. van der Wiel, and F. A. Zwanenburg, *Scientific Reports* **6** (2016).
- [49] K. Hinode, I. Asano, and Y. Homma, *IEEE Transactions on Electron Devices* **36**, 1050 (1989).
- [50] E. Galli, G. Majni, C. Nobili, and G. Ottaviani, *ElectroComponent Science and Technology* **6**, 147 (1980).
- [51] J. M. Poate, *Gold Bulletin* **14**, 2 (1981).
- [52] U. K  ster, P. Ho, and M. Ron, *Thin Solid Films* **67**, 35 (1980).
- [53] S. Ramanathan, D. Chi, P. C. McIntyre, C. J. Wetteland, and J. R. Tesmer, *Journal of The Electrochemical Society* **150**, F110 (2003).
- [54] P. Heij, *Single-charge transport in coupled nanostructures*, Ph.D. thesis, Delft University of Technology (2019).
- [55] O. Beldarrain, M. Duch, M. Zabala, J. M. Raf  n, M. B. Gonz  lez, and F. Campabadal, *Journal of Vacuum Science & Technology A* **31**, 01A128 (2013).
- [56] B. Vermang, H. Goverde, A. Lorenz, A. Uruena, G. Vereecke, J. Meersschant, E. Cornagliotti, A. Rothschild, J. John, J. Poortmans, and R. Mertens, *Conference Record of the IEEE Photovoltaic Specialists Conference*, 003562 (2011).