



DISTANCE-WEIGHTED GRAPH NEURAL NETWORKS ON FPGAs FOR REAL-TIME PARTICLE RECONSTRUCTION IN HIGH ENERGY PHYSICS

Yutaro Iiyama
University of Tokyo
Tokyo 113-0033, Japan

**Gianluca Cerminara, Abhijay Gupta, Jan Kieseler, Vladimir Loncar*,
Maurizio Pierini, Shah Rukh Qasim†, Marcel Rieger, Sioni Summers,
Gerrit Van Onsem, Kinga Anna Wozniak‡**
European Organization for Nuclear Research (CERN)
CH-1211 Geneva 23, Switzerland

Jennifer Ngadiuba
California Institute of Technology
Pasadena, CA 91125, USA

Giuseppe Di Guglielmo
Columbia University
New York, NY 10027, USA

Javier Duarte
University of California San Diego
La Jolla, CA 92093, USA

Philip Harris, Dylan Rankin
Massachusetts Institute of Technology
Cambridge, MA 02139, USA

Sergo Jindariani, Mia Liu, Kevin Pedro, Nhan Tran§
Fermi National Accelerator Laboratory
Batavia, IL 60510, USA

Edward Kreinar
HawkEye360
Herndon, VA 20170, USA

Zhenbin Wu
University of Illinois at Chicago
Chicago, IL 60607, USA

February 22, 2021

*Also at Institute of Physics Belgrade, Pregrevica 118, Belgrade, Serbia

†Also at Manchester Metropolitan University, Manchester M15 6BH, UK

‡Also at University of Vienna, 1010 Vienna, Austria

§Also at Northwestern University, Evanston, IL 60208, USA

Abstract

Graph neural networks have been shown to achieve excellent performance for several crucial tasks in particle physics, such as charged particle tracking, jet tagging, and clustering. An important domain for the application of these networks is the FPGA-based first layer of real-time data filtering at the CERN Large Hadron Collider, which has strict latency and resource constraints. We discuss how to design distance-weighted graph networks that can be executed with a latency of less than $1\ \mu\text{s}$ on an FPGA. To do so, we consider a representative task associated to particle reconstruction and identification in a next-generation calorimeter operating at a particle collider. We use a graph network architecture developed for such purposes, and apply additional simplifications to match the computing constraints of Level-1 trigger systems, including weight quantization. Using the `hls4ml` library, we convert the compressed models into firmware to be implemented on an FPGA. Performance of the synthesized models is presented both in terms of inference accuracy and resource usage.

Keywords deep learning · FPGA · fast inference · graph networks · imaging calorimeter

1 Introduction

At the CERN Large Hadron Collider (LHC), high-energy physics (HEP) experiments collect signals generated by the particles produced in high-energy proton collisions that occur every 25 ns, when two proton beams cross. The readout from the detectors that capture the particles emerging from the collision is filtered by a real-time processing system, known as the *trigger*, that discards uninteresting collision events, based on a set of predefined algorithms. The trigger system is structured in two stages: a Level-1 trigger (L1T), implemented with custom electronics on-detector and field-programmable gate arrays (FPGAs); and a high-level trigger (HLT), consisting of a computer farm, possibly including co-processor accelerators like graphics processing units (GPUs) and FPGAs. Because of asynchronous event processing at the HLT, the accept/reject decision has to be reached with a typical latency of $\mathcal{O}(100)$ ms. However, at the L1T, a decision must be taken within a fixed latency of $\mathcal{O}(1)\ \mu\text{s}$. The main limitations are the synchronous, “hard-deadline” nature of the processing system and the limited size of the memory buffer for the data from each beam crossing.

While HLT algorithms have a complexity comparable to those used *offline* to produce the final physics results, a typical L1T algorithm consists of simpler rules based on coarser objects to satisfy the latency constraint. Consequently, the resolution of quantities computed at the L1T is typically poor compared to offline quantities. Recently, the successful deployment of the first machine learning (ML) L1T algorithm, based on a boosted decision tree (BDT), at the LHC [1] has changed this tendency, raising interest in using ML inference as fast-to-execute approximations of complex algorithms with good accuracy. This first example consisted of a large, pre-computed table of input and output values implementing a BDT, which raises the question of how to deploy more complex architectures. This question motivated the creation of `hls4ml` [2, 3], a library designed to facilitate the deployment of ML algorithms on FPGAs.

A typical `hls4ml` workflow begins with a neural network model that is implemented and trained using KERAS [4], PyTORCH [5], or TENSORFLOW [6]. The trained model is passed to `hls4ml`, directly or through the ONNX [7] interface, and converted to C++ code that can be processed by a high-level synthesis (HLS) compiler to produce an FPGA firmware. By design, `hls4ml` targets low-latency applications. To this end, its design prioritizes all-on-chip implementations of the most common network components. Its functionality has been demonstrated with dense neural networks (DNNs) [2], extended to also support BDTs [8]. Extensions to convolutional and recurrent neural networks are in development. The library comes with handles to compress the model by quantization, up to binary and ternary precision [9]. Recently, support for QKERAS [10] models has been added, in order to allow for quantization-aware training of models [11]. While the `hls4ml` applications go beyond HEP, its development has been driven by the LHC L1T use case.

Graph neural networks (GNNs) are among the complex architectures whose L1T implementations are in high demand, given the growing list of examples showing how well GNNs can deal with tasks related to HEP [12–23]. In fact, while the irregular geometry of a typical HEP detector complicates the use of computing vision techniques such as convolutional neural networks, GNNs can naturally deal with the sparse and irregular nature of HEP data.

In this work, we show how a graph model can be efficiently deployed on FPGAs to perform inference within $\mathcal{O}(1)\ \mu\text{s}$ for HEP-related problems. We consider the distance-weighted architecture GARNET, introduced in Ref. [16], which is designed to keep resource consumption under control by reducing as much as possible the

number of operations. It has been demonstrated to perform well for a HEP-related task, namely particle reconstruction in a calorimeter. For these reasons, it represents a good candidate for our purpose. The firmware implementation of GARNET presented in this work has been included in `hls4ml`, representing the first graph-based algorithm available in the library.

We present a case study of a neural network algorithm based on GARNET, applied to a task of identifying the nature of an incoming particle and simultaneously estimating its energy from the energy deposition patterns in a simulated imaging calorimeter. The inference accuracy of the firmware implementation of the algorithm is compared against its offline counterpart running on processors (CPUs and GPUs). Latency and resource utilization of the translated FPGA firmware are reported, along with a discussion on their implications for real-world usage of similar algorithms.

This paper is structured as follows. In Section 2, we briefly recount related work. Section 3 defines the main problem by outlining the challenges in designing a graph network compatible with L1T latency and resource constraints. Section 4 describes how GARNET addresses these challenges, and introduces a simplified form of the algorithm with a better affinity to a firmware implementation. The case study using a calorimeter simulation is presented in Section 5, with detailed descriptions of the task setup, model architecture, training results, and the summary of FPGA firmware synthesis. Finally, conclusions are given in Section 6.

2 Related work

Graph neural networks are gaining interest in HEP applications, mainly due to their intrinsic advantage in dealing with sparse input datasets, which are very common in HEP. A recent review of applications of GNNs to HEP problems may be found in Ref. [23]. In particular, dynamic GNNs [16, 24–26] are relevant for particle reconstruction tasks, such as tracking [21] and calorimetry [16].

Development of ML models deployable to FPGA-based L1T systems is helped by tools for automatic network-to-circuit conversion such as `hls4ml`. Using `hls4ml`, several solutions for HEP-specific tasks (e.g. jet tagging) have been provided [2, 8, 9, 11], exploiting models with simpler architectures than what is shown here. This tool has been applied extensively for tasks in the HL-LHC upgrade of the CMS L1T system, including an autoencoder for anomaly detection, and DNNs for muon energy regression and identification, tau lepton identification, and vector boson fusion event classification [27]. However, prior to this work, GNN models had not yet been supported by `hls4ml`. To the best of our knowledge, the present work is the first demonstration of GNN inference on FPGAs for a HEP application.

Outside of HEP, hardware and firmware acceleration of GNN inference, and graph processing in general, has been an active area of study in recent years, motivated by the intrinsic inefficiencies of CPUs and GPUs when dealing with graph data [28, 29]. Refs. [30–36] describe examples of GNN acceleration architectures. Refs. [30–33] are specific to the graph convolutional network (GCN) [37], while the graph inference processor (GRIP) architecture in Ref. [34] is efficient across a wide range of GNN models. All five architectures are designed for processing graphs with millions of vertices under a latency constraint (10–1000 μ s or more) that is less stringent than in the HEP L1T environment (less than 1 μ s), and are thus not directly applicable to our use case. Refs. [35, 36] present frameworks that automatically generate register-transfer level (RTL) implementations for graph computations according to user-defined configurations. While these frameworks are applicable to various graph processing tasks, they require the user to specify the design in highly specific nonstandard format, rather than a standard serialized ML model as in our implementation.

3 General requirements and challenges

In the framework of Ref. [38], a graph is a triplet $(\mathcal{V}, \mathcal{E}, \mathcal{U})$, where \mathcal{V} is a set of entities (vertices) each possessing some attributes in a fixed format, \mathcal{E} is a set of pairwise relations (edges) between the elements in \mathcal{V} , potentially possessing some additional attributes, and \mathcal{U} are global (graph-level) attributes. While a GNN can be any neural network that acts on such graphs, in this work we specifically consider graph networks (GN) [38], i.e., architectures that consist of repeatable graph-to-graph mapping blocks (GN blocks). Each GN block performs some combination of operations such as edge feature transformation, aggregation of neighbors' features at each vertex, vertex feature transformation, global aggregation of edge and vertex features, and global feature transformation. A GN takes a graph as an input sample, where the cardinality of \mathcal{V} may differ sample to sample, and infers its properties, which may be anything from a global scalar, such as a classification label of the sample, to new edge attributes.

To be usable as a part of an LHC L1T system, an algorithm must execute within $\mathcal{O}(1)\mu\text{s}$ and have the throughput to accept all inputs from each beam crossing every 25 ns. Time-multiplexing, whereby N copies of the algorithm accept inputs from N different beam crossings, may be used to decrease the throughput requirement by a factor of N . Additionally, there is a practical constraint that the firmware implementation should fit in the FPGA resources of the system, i.e., utilize the resources such as digital signal processing units (DSPs), look-up tables (LUTs), flip-flips (FFs), and block RAM (BRAM) within the limits of chips available on the market. Satisfying these requirements with a GNN can be challenging for multiple reasons listed below.

- **Model depth:** Within each GN block, vertices exchange information with other directly connected vertices or with global attributes. Therefore, to expand the receptive field of each vertex beyond the nearest neighbors, multiple GN blocks must be repeated in the network. Given that various transformations within each GN block are often themselves multilayer perceptrons (MLPs), GNN models tend to be quite deep. Deep networks go against the latency requirement, as each perceptron layer uses at least one clock cycle on an FPGA under a straightforward implementation, and also against the resource usage requirement, because MLPs utilize multiplications heavily.
- **Input size:** Typically, for problems where the application of GNNs is interesting, the cardinality of \mathcal{V} is at least $\mathcal{O}(10^2)$. Even with the high degree of parallelism of FPGAs, due to finiteness of the compute resource, such large input will have to be processed serially to a certain extent, increasing the latency and the interval before a new input can be accepted, known as the initiation interval (II). Longer IIs lead to lower throughput values.
- **Memory usage:** Related to the problem of the input size, if the algorithm requires temporary retention of features for all vertices or edges, memory usage may be prohibitive for an FPGA firmware implementation.
- **Memory access pattern:** Except for certain cases, algorithms that have both \mathcal{V} and \mathcal{E} in the input usually require random memory access, for example when reading or writing features of vertices at the ends of the edges. This poses a challenge in FPGA firmware design not only because it implies that there needs to be a large enough memory bank to store all vertex and/or edge data, but also because random memory access itself is a costly operation [28]. The exceptions include when \mathcal{E} is trivial ($\mathcal{E} = \emptyset$ or when the graph is complete) and when all samples have an identical graph topology. In such cases, the memory access pattern of the algorithm is known at compile time and therefore can be statically scheduled in the FPGA firmware.

The case of $\mathcal{E} = \emptyset$ is a rather extreme solution to the last challenge, but it is also attractive in terms of memory usage. In fact, even without explicit input edge features, a GNN can infer regional and non-local properties of the graph by globally gathering the vertex features and then scattering the gathered information back to the vertices. This information flow can also be mediated by a learnable attention mechanism [39]. The attention mechanism suppresses information from vertices that are considered unimportant, effectively forming “soft” edges among the unsuppressed vertices.

In the next section, we study a GNN architecture with these exact properties, then discuss the modifications to the architecture to make it suitable for an FPGA firmware implementation.

4 A simplified GarNet layer in the hls4ml framework

In this work, we consider GARNET [16] as a specific example of GNN. A GARNET layer is a GN block that takes as input a set of V vertices, each possessing F_{in} features, and returns the same set of vertices with F_{out} features. In a GARNET layer, F_{in} features of each vertex are encoded into an internal representation and gathered at S aggregators. A distance parameter between each of the aggregators and vertices is also computed from the vertex attributes. Information gathered at the aggregators are then sent back to individual vertices and decoded into F_{out} features. Communications between the vertices and aggregators are weighted by a decreasing function of the distance parameter, implementing an attention mechanism that allows the network to learn a dynamic, nontrivial graph structure from the vertex input alone.

The original GARNET algorithm, while already using less compute and memory resource than other similar GNN architectures in Ref. [16, 24], is still challenging to implement as fast and high-throughput FPGA firmware. The biggest problem arises from the use of the input feature vector as a part of the input to the decoder, which requires retention of the input data until the last steps of the algorithm. An immediate consequence of this requirement is a longer II, because processing of new samples cannot start while the




Figure 1: Processing flow of the modified GARNET algorithm: (A) The input features (g_v^j) of each vertex are processed by a linear network, that returns a new set of features (f_v^i) and its distance from the S aggregators (d_{av}). (B) A graph is built in the learned space, using the d_{av} distances. (C) A message is gathered by each aggregator, as a weighted sum across the vertices of f_v^i , with $W_{av} = \exp(-d_{av}^2)$ as weights. (D) A message from each aggregator (\tilde{f}_{av}^i) is passed back to each vertex, with the same W_{av} weight. (E) The aggregated outputs of each vertex are given as input to a neural network, which returns the learned representation.

input data for the current sample is still in use. Furthermore, the input feature vector is already used to compute the distance parameter as well as the internal representation of each vertex, and therefore a reuse of the input in the decoder creates a complex data flow, restricting the options for pipelining the algorithm.

We therefore designed a modified GARNET algorithm with a simplified processing flow:

- **Input transformation** (Figs. 1(A) and (B)): An encoder network converts the features g_v^j ($j = 1, \dots, F_{\text{in}}$) of the v^{th} vertex ($v = 1, \dots, V$) into an internal *learned representation* vector f_v^i ($i = 1, \dots, F_{\text{LR}}$). In parallel, another network (distance calculator) also acts on g_v^j and computes the distance parameters d_{av} ($a = 1, \dots, S$) between the vertices and the S aggregators. Implicitly, this means that a complete bipartite graph with VS edges is built from \mathcal{V} and \mathcal{S} , where \mathcal{S} is the set of aggregators (Fig. 1(B)). The encoder and distance calculator networks are both single-layer perceptrons with linear activation functions, so one can write them as linear transformations

$$f_v^i = \sum_{j=1}^{F_{\text{in}}} w_j^i g_v^j + b^i \quad (1)$$

$$d_{av} = \sum_{j=1}^{F_{\text{in}}} \alpha_{aj} g_v^j + \beta_a, \quad (2)$$

where (w_j^i, b^i) and (α_{aj}, β_a) are the kernels and biases of the encoder and distance calculator networks, respectively.

- **Aggregation** (Fig. 1(C)): The learned representation vectors f_v^i of the vertices are weighted by a potential function $W_{av} = \exp(-d_{av}^2)$ and averaged across the vertices. In other words, the i th

averaged feature h_a^i of aggregator a is written as

$$h_a^i = \frac{1}{V_{\max}} \sum_{v=1}^V W_{av} f_v^i. \quad (3)$$

The factor V_{\max} in the denominator is the maximum possible value for the vertex multiplicity V (as V may have a different value for each input sample). Through this normalization by a common factor, the information about the size of the sample (cardinality of \mathcal{V}) is effectively encoded into h_a^i .

- **Output transformation** (Figs. 1(D) and (E)): The aggregated features are sent back to the vertices using the same weights as

$$\tilde{f}_{av}^i = W_{av} h_a^i, \quad (4)$$

and then transformed by a single-layer decoder network with linear activation function into the final output representation g_v^k ($k = 1, \dots, F_{\text{out}}$). With the kernel u and bias c of the decoder, this is written as

$$g_v^k = \sum_{i=1}^{F_{\text{LR}}} \sum_{a=1}^S u_{ia}^k \tilde{f}_{av}^i + c^k. \quad (5)$$

This simplified algorithm differs from the original design in the following ways. First, only the mean over vertices is computed at the aggregators, whereas the maximum is also used in the original design. In other words, the aggregators in the original design have

$$h_a^i = \max_v W_{av} f_v^i \quad (6)$$

as an additional set of features. Secondly, as already noted, the input feature vector is not used as a part of the input to the decoder network. In the original GARNET design, the decoder is expressed as

$$g_v^k = \sum_{i=1}^{F_{\text{LR}}} \sum_{a=1}^S W_{av} (u_{ia}^k h_a^i + u'_{ia}^k h_a^i) + \sum_{i=1}^{F_{\text{in}}} w_i^k g_v^i + c^k, \quad (7)$$

with additional sets of kernel weights u' and w' . Finally, the original design applies a nonlinear (tanh) activation function to the decoder, while the simplified version uses a linear activation. In the specific case considered in the next section, these simplifications result in negligible degradation of the network performance. In the remainder of this paper, this simplified version of the algorithm is referred to as GARNET.

It is worth pointing out that while the GARNET layer uses only linear activation functions for all of the internal neural networks, it can still learn nonlinear functions through the nonlinearity of the potential function W_{av} . On the other hand, having no nonlinear activation functions allows a compact FPGA firmware implementation of the layer, consisting mostly of multiplications and additions. The only substantial computation comes with the exponential function, whose values can be pre-computed with sufficient granularity and stored.

An FPGA firmware implementation of the GARNET layer using Vivado [40] HLS is integrated into the hls4ml library. The HLS source code is written in C++ and is provided as a template, from which an HLS function for a GARNET layer can be instantiated, specifying the configurable parameters such as S , F_{LR} , and F_{out} . In the following, we provide some noteworthy details of the implementation.

In the HLS source code of GARNET, all quantities appearing in the computation are expressed as either integers or fixed-point numbers with fractional precision of at least eight bits. In particular, the distance parameter d_{av} is represented with three integer bits, eight fractional bits, and one sign bit. During the layer computation, d_{av} is reinterpreted as a 12-bit unsigned integer, which is used to retrieve the corresponding pre-computed value of W_{av} from a table with 4,096 entries.

The processing flow in Eqs. (1) to (5) is compactified in the hls4ml implementation by exploiting the linearity of the encoder, average aggregation, and the decoder. Equations (1), (3), and (5) can be combined into

$$g_v^k = \sum_{a=1}^S W_{av} \left(\sum_{j=1}^{F_{\text{in}}} \tilde{w}_{ja}^k G_a^j + \tilde{b}_a^k L_a \right) + c^k, \quad (8)$$

where

$$\tilde{w}_{ja}^k = \sum_{i=1}^{F_{\text{LR}}} u_{ia}^k w_j^i, \quad \tilde{b}_a^k = \sum_{i=1}^{F_{\text{LR}}} u_{ia}^k b^i, \quad G_a^j = \frac{1}{V_{\max}} \sum_{v=1}^V W_{av} g_v^j, \quad \text{and} \quad L_a = \frac{1}{V_{\max}} \sum_{v=1}^V W_{av}. \quad (9)$$

In particular, the kernel and bias tensors of the encoder and decoder are contracted into \tilde{w} and \tilde{b} at logic synthesis time, resulting in fewer steps to arrive at the output from the input.

With this simplification, the input data from each sample are encoded into W_{av} , G_a^j , and L_a . Therefore, a new sample can be processed as soon as the three quantities from the previous sample are computed. In other words, the II of the overall GARNET layer depends on the number of clock cycles needed to compute the three quantities. Furthermore, G_a^j and L_a can be derived trivially from W_{av} , making the latency of the computation of the latter the critical determinant of the throughput of the algorithm.

The computation of W_{av} is performed independently on each vertex, and is therefore parallelizable across the vertices. In a fully parallelized implementation, there would be V_{\max} logic units (one unit per vertex) operated simultaneously. However, with V typically as large as $\mathcal{O}(10^2)$ or greater, this configuration would consume too much of the FPGA resources and would not fit on a single chip. Therefore, the hls4ml implementation of GARNET allows a partial parallelization of the algorithm controlled by a parameter called the *reuse factor* (R_{reuse}). For $R_{\text{reuse}} > 1$, the logic unit to compute W_{av} is cloned $V_{\max}/R_{\text{reuse}}$ times, such that each unit is reused serially up to R_{reuse} times. This serial reuse is fully pipelined with the local II of one clock cycle. The latency T_W for computing W_{av} for all vertices is therefore given by

$$T_W = T_W^0 + R_{\text{reuse}}, \quad (10)$$

where $T_W^0 \sim 20$ is the number of clock cycles needed to compute W_{av} for one vertex. The value of T_W^0 depends on the numerical precision of the fixed-point numbers in the computation.

Finally, the kernel and bias of the encoder and the kernel of the decoder can be quantized, such that each element takes only values -1 , 0 , or 1 (ternary quantization) [41]. In the quantized version of the algorithm, contracted kernel and bias \tilde{w} and \tilde{b} have elements that are $\mathcal{O}(1)$ integers. Multiplication of small integers with fixed-point numbers can be performed in FPGAs using LUTs rather than DSPs, which are usually the more scarce resource. Multiplications with LUTs also proceed faster than those with DSPs.

5 Case study: particle identification and energy regression in an imaging calorimeter

As a case study, the hls4ml implementation of GARNET is applied to a representative task for the LHC L1T, namely reconstructing electrons and pions in a simulated 3D imaging calorimeter. In the following, we first describe the dataset used for the study, then define the task and the architectures of the ML models, and present the inference performance of the models and the resource usage of the synthesized firmware.

5.1 Dataset

The calorimeter is a multi-layered full-absorption detector with a geometry similar to the one described in Ref. [16]. The detector is made entirely of tungsten, which is considered as both an absorber and a sensitive material, and no noise or threshold effects in the readout electronics are simulated. While this homogeneous calorimeter design is not a faithful representation of a modern sampling calorimeter, this simplification allows us to evaluate the performance of the ML models decoupled from detector effects.

The calorimeter extends 36 cm in x and y and has a total depth in z of 2 m, corresponding to approximately 20 nuclear interaction lengths and 170 radiation lengths. The coordinate origin is placed at the center of the front face of the calorimeter. The calorimeter is segmented into 50 layers along z , with each layer divided into small square cells in the x - y plane, forming a three-dimensional imaging detector. Cells are oriented so their sides are parallel to the x and y axes. Tiling of the cells in each layer is uniform except for in one quadrant, where the cell sides are half as long as those in the other area. The aim of the tiling is to incorporate the irregularity of the geometry of a real-life particle physics calorimeter. The quadrant with smaller cells and the remainder of the layer are respectively called the high granularity (HG) and low granularity (LG) regions. The first 25 layers in z correspond to the electromagnetic calorimeter, with a layer thickness of 1 cm and cell dimensions of 2.25 cm \times 2.25 cm in the HG region (4.5 cm \times 4.5 cm in LG). The remaining 25 layers correspond to the hadron calorimeter, with a layer thickness of 7 cm and cell dimensions of 3 cm \times 3 cm in the HG region (6 cm \times 6 cm in LG). Schematics of the cell tiling in the electromagnetic and hadron parts are shown in Fig. 2. The geometry and the detector response to particles are simulated using GEANT4 [42].

Each event used in this study contains a high-energy *primary* particle and low-energy *pileup* particles, which represent backgrounds from simultaneous additional proton-proton interactions. The primary particle is either an electron (e^-) or a charged pion (π^\pm), shot at the calorimeter with momentum aligned along the z




Figure 2: Schematics of the high-granularity and low-granularity regions of the (A) electromagnetic and (B) hadron layers.

axis, i.e., perpendicular to the front face of the calorimeter. The x and y coordinates of the particle's origin are randomly sampled according to a uniform distribution in a $10\text{ cm} \times 10\text{ cm}$ region centered at $x = y = 0$. Following this procedure, we aim to mimic a realistic situation in which the actual calorimeter extends to a much larger surface and the area covered by the geometry used in this study represents a portion of it. The value of the particle momentum is drawn randomly for each event from a uniform distribution between 10 GeV and 100 GeV. The pileup particles consist of photons (γ) and π^\pm . The number of pileup particles is randomly sampled from a Poisson distribution with a mean of 40, with the π^\pm multiplicity fixed to twice the γ multiplicity. This setup approximates the flux of pileup particles expected at a pseudorapidity $\eta = 2$ in a $\Delta\eta \times \Delta\phi = 0.4 \times 0.4$ patch of the forward region of an LHC detector during the High-Luminosity LHC (HL-LHC) phase [43]. The momentum direction and the window of origin of the pileup particles are the same as the primary particle. The momentum value of the pileup particles is sampled from a Landau distribution with $\mu = 0.6\text{ GeV}$ and $c = 0.5\text{ GeV}$, in a range of 0 to 20 GeV.

The output of the simulation for each event is the array of total energy deposition values by the particles at individual detector cells (hits). Energy depositions by the particles in the homogeneous calorimeter are recorded exactly, i.e., the detector output does not require calibration and is not affected by stochastic noise.

In an L1T system, hits containing energy depositions from a potentially interesting particle would be identified through a low-latency clustering algorithm. The clustering algorithm used in this study mimics the one planned for the L1T system of the HGCal detector in CMS [44]. In this approach, the hit with the largest energy deposition in the event is elected to be the seed, and the cluster consists of all hits contained in a cylinder whose axis passes through the center of the seed cell and extends along the z direction. The radius of the cylinder is set at 6.4 cm so that the resulting cluster contains 95% of the energy of the primary particle for 50% of the pion events. Because electromagnetic showers have a narrower energy spread than hadronic showers in general, all of the electron events have at least 95% of the energy contained in the same cylinder. Typical events with momenta of the primary particles around 50 GeV and the total pileup energy close to the median of the distribution are shown in Fig. 3(A) and (B). The hits in the figure are colored by the fraction of the hit energy due to the primary particle (primary fraction, f_{prim}) to help the visualization.

The actual dataset used in this study thus contains one cluster per sample, given as an array of hits in the cluster, and one integer indicating the number of hits in the sample. Only the hits with energy greater than 120 MeV are considered. Each cluster contains at most 128 hits, sorted by hit energy in decreasing order. Note that sorting of the hit has no effect on the neural network, and is only relevant when truncating the list of hits to consider smaller clusters, as explored later. In fact, 0.2% of the events resulted in clusters with more than 128 hits, for which the lowest energy hits were discarded from the dataset. Each hit is represented by four numbers, corresponding to the hit coordinates, given in x , y , and z , and energy. The x and y coordinates are relative to the seed cell. The dataset consists of 500,000 samples, split evenly and randomly into e^- and π^\pm events, stored as Numpy [45, 46] arrays in HDF5 format [47]. The dataset together with the ground truth information is available on the Zenodo platform [48].




Figure 3: Examples of electron (A, C) and pion (B, D) events. Values in parentheses in the graph titles are the respective energy depositions contained in the cluster around the seed hit. Points represent hits in the detector, with their coordinates at the center of the corresponding detector cells and the size of the markers proportional to the square root of the hit energy. Opaque points are within the cluster, while the translucent ones are not. In (A) and (B), the point color scale from blue to red corresponds to the primary fraction (see Section 5.1 for definition). In (C) and (D), the color scale from blue to green corresponds to $\Delta E_{\text{pred}}/\Delta h$, which is an indication of the importance the neural network model places to individual hits for energy regression. See Section 5.3 for details.

5.2 Task and model architecture

The task in this study is to identify the nature of the primary particle and to simultaneously predict its energy, given the hits in the cluster. The ability to reliably identify the particle type and estimate its energy at the cluster level in a local calorimeter trigger system greatly enhances the efficacy of high-level algorithms, such as particle-flow reconstruction [49–51], downstream in the L1T system. However, because of the distortion of the energy deposition pattern in the cluster due to pileup, particle identification based on collective properties of the hits, such as the depth of the energy center of mass, can achieve only modest accuracy. Furthermore, only half of the pion events have 95% of the energy deposition from the pion contained in the cluster, requiring substantial extrapolation in the energy prediction. This task is thus both practically relevant and sufficiently nontrivial as a test bench of a GARNET-based ML model.

The architecture of the model is as follows. First, the input data represented by a two-dimensional array of $V_{\text{max}} \times F_{\text{in}}$ numbers per cluster are processed by a stack of three GARNET layers. The parameters ($S, F_{\text{LR}}, F_{\text{out}}$) for the first two layers are (4, 8, 8) and for the last layer are (8, 16, 16). The output of the third GARNET layer is averaged across the vertices for each of the 16 features. The resulting array of 16 numbers is then passed through two fully connected layers with 16 and 8 nodes and ReLU [52] activation. Data flow is split into two branches in the final step. The first branch consists of a fully connected layer with a single node, whose output is activated by a sigmoid function and is interpreted as the classification prediction, i.e., the predicted probability that the primary particle is an electron. The other branch also consists of a single-node fully connected layer, but with a linear activation of the output, which is interpreted as the predicted value of the energy of the particle.

This model is built in KERAS [4], using the corresponding implementation of GARNET available in Ref. [53]. In total, the model has 3,402 trainable parameters (2,976 in the three GARNET layers), whose values are optimized through a supervised training process using the Adam optimizer [54]. Input is processed in batches of 64 samples during training. The overall objective function that is minimized in the training is a weighted sum of objective functions for the classification and regression tasks:

$$\mathcal{L} = \beta \mathcal{L}_{\text{class}} + (1 - \beta) \mathcal{L}_{\text{reg}} \quad (11)$$

with $\beta = 0.01$. The objective function for classification $\mathcal{L}_{\text{class}}$ is the binary cross entropy in each batch between the truth labels (electrons are represented by 1 and pions by 0) and the classification output of the model. The objective function for regression \mathcal{L}_{reg} is the batch mean of the relative squared error

$$\mathcal{L}_{\text{reg}} = [(E_{\text{pred}} - E_{\text{true}})/E_{\text{true}}]^2, \quad (12)$$

where E_{pred} and E_{true} are the predicted and true energies of the primary particle, respectively. The training is performed on 400,000 training and 100,000 validation samples over a few hundred epochs, with early stopping when the value of the objective function does not improve for ten consecutive epochs. Keeping the full training dataset on RAM and using two NVIDIA GeForce RTX 2080 Ti GPUs in parallel, each epoch takes roughly 30 seconds to process.

Additionally, we prepare a model in which the encoders and decoders of the GARNET layers are quantized as ternary networks using QKERAS [10, 11], which performs quantization-aware training with the straight-through estimator by quantizing the layers during a forward pass but not a backward pass [55–57, 11]. In the following, this model is referred to as the *quantized model*, and the original model as the *continuous model*. The quantized model is trained with the same objective function and training hyperparameters as the continuous model.

To evaluate the inference performance of the trained models, reference algorithms are defined separately for the classification and regression subtasks. The reference algorithm for classification (*cut-based* classification) computes the energy-weighted mean \bar{z} and standard deviation σ_z of the z coordinates of the hits,

$$\bar{z} = \frac{\sum_{i=1}^V z_i h_i}{\sum_{i=1}^V h_i} \quad \text{and} \quad \sigma_z = \sqrt{\frac{\sum_{i=1}^V (z_i - \bar{z})^2 h_i}{\sum_{i=1}^V h_i}}, \quad (13)$$

where i is the index of hits in the cluster and z_i and h_i are the z coordinate and energy of the i th hit. The cluster is labeled as an electron if $\bar{z} < \bar{z}^{\text{cut}}$ and $\sigma_z < \sigma_z^{\text{cut}}$, where \bar{z}^{cut} and σ_z^{cut} are predefined thresholds. Pions, and hadrons in general, tend to penetrate deeper in an absorbing detector and create showers of secondary particles with a larger transverse size than electrons and photons. For regression, the reference algorithm (*weight-based* regression) predicts the energy of the primary particle through a formula

$$E_{\text{pred}}^{\text{ref}} = \sum_{i=1}^V w_{l(i)} (h_i + b_{l(i)}), \quad (14)$$

where $l(i)$ is the detector z layer of hit i . Parameters $\{w_l, b_l\}$ ($l = 1, \dots, 50$) are determined by minimizing \mathcal{L}_{reg} over the training dataset using $E_{\text{pred}}^{\text{ref}}$ as the predicted energy. Particle identification based on the energy deposition profile of the cluster and energy estimation based on weighted sum of hit energies are both common strategies in the conventional, non-ML-based event reconstruction approaches.

5.3 Training result

Performance of the trained continuous and quantized models, evaluated using the validation sample, are shown in Fig. 4. For each ML model, the inference results based on the original KERAS model and the HLS model, converted using hls4ml, are shown. The HLS model provides a realistic emulation of the synthesized FPGA firmware.

The classification performance is given in terms of receiver operating characteristic (ROC) curves that trace the electron identification efficiency (true positive fraction) and pion rejection efficiency (true negative fraction) for different thresholds of the classifiers. The two GARNET-based models perform similarly and better than the cut-based reference in terms of the electron identification efficiency for a given pion rejection efficiency. A detailed comparison of the four sets of results from the GARNET-based models in the inset reveals that the continuous model performs slightly better than the quantized model, and that the difference between the KERAS and HLS implementations is smaller for the quantized model.

The regression performance is given in terms of the response ($E_{\text{pred}}/E_{\text{true}}$). Distributions of the response are summarized in 10 GeV bins of E_{true} , separately for the continuous model, quantized model, and the weight-based reference. In each summary, the horizontal line in the box corresponds to the median of the distribution, the top and bottom of the box to the upper and lower quartiles, and the upper and lower ends of the whiskers to the 95th and 5th percentiles. The GARNET-based models exhibit narrower spreads of the response distributions in most of the bins, with the continuous model again performing slightly better than the quantized model.




Figure 4: Classification (A) and regression (B) inference performance of the continuous and quantized GARNET-based models and the reference algorithms. Results from the KERAS and HLS implementations are shown for the GARNET-based models. The classification performance is quantified with a ROC curve of electron identification efficiency versus pion rejection efficiency. The inset in (A) shows a close-up view of the efficiency range 0.90–0.96 for both axes. The regression performance is quantified as the response ($E_{\text{pred}}/E_{\text{true}}$) in 10 GeV bins of E_{true} . The horizontal line in the box corresponds to the median of the distribution, the top and bottom of the box to the upper and lower quartiles, and the upper and lower ends of the whiskers to the 95th and 5th percentiles.

The differences between the KERAS and HLS implementations are due to the numerical precision in the computation. While the former represents all fractional numbers in 32-bit floating-point numbers, the latter employs fixed-point numbers with bit widths of at most 18. Consequently, for the quantized model, where the encoder and decoder of the GARNET layers employ integer weights for inference, the difference between the two implementations are smaller.

For both subtasks, the GARNET-based models generally outperform the reference algorithms. The reference algorithm has narrower spread of the response in some energy bins for the regression subtask. However, it is important to note that the weights and biases appearing in Eq. (14) are optimized for a specific pileup profile, while in a real particle collider environment, pileup flux changes dynamically even on the timescale of a few hours. In contrast, algorithms based on inference of properties of individual hits, such as the GARNET-based models presented in this study, are expected to be able to identify hits due to pileup even under different pileup environments and thus to have a stable inference performance with respect to change in pileup flux. Since a detailed evaluation of application-specific performance of GARNET is not within the scope of this work, we leave this and other possible improvements to the model architecture and training to future studies.

To verify that GARNET can infer relations between individual vertices without edges \mathcal{E} in the input, the following test is performed. Using the two events shown in Fig. 3, the energy of each hit in the clusters is increased one at a time by 10%, and the inference with the continuous model is performed for each perturbed event. If the model has learned to perfectly distinguish the primary particle from pileup at the vertex level, a small change in the energy of a hit from pileup should result in no change in the predicted particle energy. In Fig. 3(C) and (D), each hit in the cluster is colored by the ratio of the change of predicted particle energy

and the amount of perturbation ($\Delta E_{\text{pred}}/\Delta h$). While some hits with $f_{\text{prim}} = 0$ appear with $\Delta E_{\text{pred}}/\Delta h > 0$, a general correspondence between f_{prim} and $\Delta E_{\text{pred}}/\Delta h$ is observed. The occurrence of $\Delta E_{\text{pred}}/\Delta h > 1$ is expected, given the extrapolation required to predict the full particle energy from the energy of the hits included in the cluster. With this test, we are able to probe how the GARNET-based model is learning the structure of the graph.

5.4 Model synthesis and performance

The latency, II, and resource usage of the FPGA firmware synthesized from the HLS implementations are summarized in Table. 1. Vitis Core Development Kit 2019.2 [58] is used for synthesis, with a Xilinx Kintex UltraScale FPGA (part number xcku115-flvb2104-2-i) as the target device and a clock frequency of 200 MHz. The reported resource usage numbers reflect the synthesis estimates from Vivado HLS. The latency and II reported here are the maximum values for samples with full V_{max} vertices; the actual HLS implementation allows early termination of the serial reuse of the vertex-processing logic unit for samples with fewer vertices. The area under the ROC curve (AUC) and overall response root mean square (RMS) are used to summarize the performance.

Table 1: Summary of the latency, II, FPGA resource usage metrics, and inference accuracy metrics of the synthesized firmware. The reported resource usage numbers reflect the synthesis estimates from Vivado HLS. The target FPGA is a Xilinx Kintex UltraScale FPGA (part number xcku115-flvb2104-2-i), which has 5,520 DSPs, 663,360 LUTs, 1,326,720 FFs, and 77.8 Mb of BRAM [59]. The utilized percentage of the targeted FPGA resources are denoted in the square brackets.

Model	V_{max}	R_{reuse}	Latency (cycles)	Interval (cycles)	DSP (10^3)	LUT (10^3)	FF (10^3)	BRAM (Mb)	ROC AUC	Response RMS
Continuous	128	32	155	55	3.1 [56%]	57 [9%]	39 [2.9%]	1.8 [2.3%]	0.98	0.23
Quantized	128	32	148	50	1.6 [29%]	70 [11%]	41 [3.1%]	1.9 [2.4%]	0.98	0.24
Quantized	64	16	99	34	1.6 [29%]	63 [9%]	38 [2.9%]	1.8 [2.3%]	0.96	0.24
Quantized	32	8	75	26	1.4 [25%]	52 [8%]	33 [2.5%]	1.8 [2.3%]	0.86	0.37
Quantized	16	4	63	22	1.5 [27%]	57 [9%]	37 [2.8%]	1.8 [2.3%]	0.64	0.36

Comparing the continuous and quantized models with $V_{\text{max}} = 128$, the former has a longer latency and II and consumes substantially more DSPs. On the other hand, the quantized model uses more LUTs, mainly for the multiplications in the GARNET encoders and decoders, as discussed in Section 4. However, it is known that the expected LUT usage tend to be overestimated in Vivado HLS, while the expected DSP usage tends to be accurate [9, 2]. The DSP usage of 3.1×10^3 for the continuous model is well within the limit of the target device, but is more than what is available on a single die slice (2.8×10^3) [59]. The quantized model fits in one slice in all metrics. Given the small difference in the inference performance between the two models, it is clear that the quantized model is advantageous for this specific case study.

The latency of the synthesized quantized model at 148 clock periods, corresponding to 740 ns, satisfies the LHC L1T requirement of $\mathcal{O}(1) \mu\text{s}$ execution. However, the II of 50 clock periods (250 ns) implies that the logic must be time-multiplexed tenfold to be able to process a single cluster per LHC beam crossing period of 25 ns. With $\mathcal{O}(100)$ or more clusters expected per beam crossing in the collision environment of HL-LHC, the throughput of the synthesized firmware is therefore inadequate for a reasonably sized L1T calorimeter system with $\mathcal{O}(100)$ FPGAs, and requires down-scoping or implementation improvements.

The simplest down-scoping measure is to reduce the size of the input. This is effective because the most prominent factor driving both the latency and the II of the firmware is R_{reuse} (see Eq. (10)), which in turn is determined by V_{max} to be able to fit the logic in a single chip. To test how short the II can be made while retaining a reasonable inference performance, additional models with $V_{\text{max}} = 64, 32$, and 16 are trained and synthesized into FPGA firmware. Clusters with more hits than V_{max} are truncated by discarding the lowest energy hits. The fraction of truncated clusters for the three V_{max} values are 27%, 85%, and 99%, respectively.

The results of synthesis of the additional models are given in the last three rows of Table 1. The values of FPGA resource usage metrics are similar in all quantized models because the ratio $V_{\text{max}}/R_{\text{reuse}}$ is kept at 4. Only a modest degradation of performance is observed by truncating the clusters to $V_{\text{max}} = 64$, while the II is reduced by 16 clocks as a direct result of the reduction of R_{reuse} by the same amount. This working point might thus represent a reasonable compromise between the inference performance and throughput. Further cluster truncation results in considerable loss of inference accuracy. It is also clear that reduction of R_{reuse} has a diminishing return in terms of shorter II, and improvements to other parts of the algorithm are necessary to further reduce the II.

6 Conclusion

In this paper, we presented an implementation of a graph neural network algorithm as FPGA firmware with $\mathcal{O}(1)\mu\text{s}$ execution time. General considerations and challenges in implementing graph neural networks for real-time trigger systems at particle collider experiments are outlined, along with how algorithms such as GARNET address these issues. We then described the simplified version of GARNET, which is now available as a general-purpose graph network layer in the hls4ml library. An example use case of a machine learning model based on the simplified version of GARNET, applied to data from a simulation of a small imaging calorimeter, is presented. The model is able to learn to predict the identity and the energy of the particles detected at the calorimeter with high accuracy, while its firmware implementation executes in 740 ns and fits easily in a commercially available FPGA. Although the throughput of the firmware is not sufficient to make the model readily deployable in a submicrosecond, real-time collider trigger system, its variants with reduced input size are shown to have higher throughput with reasonable inference performance. These results demonstrate that fast inference of graph neural networks in FPGAs is possible, and with hls4ml, various graph-based machine learning architectures can be automatically translated into firmware.

Data availability statement

Simulation data set and the KERASSource code used for the case study are available on the Zenodo platform [48, 60]. The repository for the source code also includes input files for hls4ml [3] to generate the HLS models described in this paper.

Author contributions

All authors listed have made a substantial, direct, and intellectual contribution to the work and approved it for publication.

Funding

M. P., A. G., K. W., S. S., V. L. and J. N. are supported by the European Research Council (ERC) under the European Union’s Horizon 2020 research and innovation program (Grant Agreement No. 772369).

S. J., M. L., K. P., and N. T. are supported by Fermi Research Alliance, LLC under Contract No. DE-AC02-07CH11359 with the U.S. Department of Energy (DOE), Office of Science, Office of High Energy Physics. P. H. is supported by a Massachusetts Institute of Technology University grant. Z. W. is supported by the National Science Foundation under Grants No. 1606321 and 115164. J. D. is supported by DOE Office of Science, Office of High Energy Physics Early Career Research program under Award No. DE-SC0021187.

Conflict of interest

The authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

Acknowledgments

We acknowledge the Fast Machine Learning collective as an open community of multi-domain experts and collaborators. This community was important for the development of this project.

References

- [1] D. Acosta et al., “Boosted decision trees in the Level-1 muon endcap trigger at CMS”, in *Proceedings, 18th International Workshop on Advanced Computing and Analysis Techniques in Physics Research (ACAT 2017): Seattle, WA, USA, August 21-25, 2017*, p. 042042. 2018.
[doi:10.1088/1742-6596/1085/4/042042](https://doi.org/10.1088/1742-6596/1085/4/042042).
- [2] J. Duarte et al., “Fast inference of deep neural networks in FPGAs for particle physics”, *J. Instrum.* **13** (2018) 07027, [doi:10.1088/1748-0221/13/07/P07027](https://doi.org/10.1088/1748-0221/13/07/P07027), [arXiv:1804.06913](https://arxiv.org/abs/1804.06913).

- [3] V. Loncar et al., “hls-fpga-machine-learning/hls4ml: v0.3.0”, (6, 2020). v0.3.0 <https://github.com/hls-fpga-machine-learning/hls4ml>.
- [4] Keras Special Interest Group, “Keras”, (2015). <https://keras.io> [Accessed August 20, 2020].
- [5] A. Paszke et al., “PYTORCH: An imperative style, high-performance deep learning library”, in *Advances in Neural Information Processing Systems 32*, H. Wallach et al., eds., p. 8026. Curran Associates, Inc., Red Hook, New York, 2019.
- [6] M. Abadi et al., “TENSORFLOW: Large-scale machine learning on heterogeneous distributed systems”, (2015). <http://download.tensorflow.org/paper/whitepaper2015.pdf>.
- [7] J. Bai, F. Lu, K. Zhang et al., “ONNX: Open neural network exchange”, (2019). <https://github.com/onnx/onnx> [Accessed August 20, 2020].
- [8] S. Summers et al., “Fast inference of boosted decision trees in FPGAs for particle physics”, *J. Instrum.* **15** (2020) 05026, doi:10.1088/1748-0221/15/05/P05026, arXiv:2002.02534.
- [9] J. Ngadiuba et al., “Compressing deep neural networks on FPGAs to binary and ternary precision with hls4ml”, *Mach. Learn.: Sci. Technol.* **2** (3, 2021) doi:10.1088/2632-2153/aba042, arXiv:2003.06308.
- [10] Google, “Qkeras”, (2020). Available at: <https://github.com/google/qkeras> [Accessed August 20, 2020].
- [11] C. N. Coelho et al., “Automatic deep heterogeneous quantization of deep neural networks for ultra low-area, low-latency inference on the edge at particle colliders”, *arXiv [Preprint]* (6, 2020) arXiv:2006.10159. Available at: <https://arxiv.org/abs/2006.10159>.
- [12] I. Henrion et al., “Neural message passing for jet physics”, in *Deep Learning for Physical Sciences Workshop at the 31st Conference on Neural Information Processing Systems*. 2017. https://dl4physicalsciences.github.io/files/nips_dlps_2017_29.pdf.
- [13] M. Abdughani, J. Ren, L. Wu, and J. M. Yang, “Probing stop pair production at the LHC with graph neural networks”, *J. High Energy Phys.* **08** (2019) 055, doi:10.1007/JHEP08(2019)055, arXiv:1807.09088.
- [14] IceCube Collaboration, “Graph neural networks for IceCube signal classification”, *arXiv [Preprint]* (2018) arXiv:1809.06166. Available at: <https://arxiv.org/abs/1809.06166>.
- [15] J. Arjona Martínez et al., “Pileup mitigation at the Large Hadron Collider with graph neural networks”, *Eur. Phys. J. Plus* **134** (2019) 333, doi:10.1140/epjp/i2019-12710-3, arXiv:1810.07988.
- [16] S. R. Qasim, J. Kieseler, Y. Iiyama, and M. Pierini, “Learning representations of irregular particle-detector geometry with distance-weighted graph networks”, *Eur. Phys. J. C* **79** (2019) 608, doi:10.1140/epjc/s10052-019-7113-9, arXiv:1902.07987.
- [17] H. Qu and L. Gouskos, “ParticleNet: Jet tagging via particle clouds”, *Phys. Rev. D* **101** (2020) 056019, doi:10.1103/PhysRevD.101.056019, arXiv:1902.08570.
- [18] E. A. Moreno et al., “JEDI-net: a jet identification algorithm based on interaction networks”, *Eur. Phys. J. C* **80** (2020) 58, doi:10.1140/epjc/s10052-020-7608-4, arXiv:1908.05318.
- [19] E. A. Moreno et al., “Interaction networks for the identification of boosted $H \rightarrow b\bar{b}$ decays”, *Phys. Rev. D* **102** (2020) 012010, doi:10.1103/PhysRevD.102.012010, arXiv:1909.12285.
- [20] C. Jin, S.-z. Chen, and H.-H. He, “Classifying the cosmic-ray proton and light groups on the LHAASO-KM2A experiment with the graph neural network”, *arXiv [Preprint]* (2019) arXiv:1910.07160. Available at: <https://arxiv.org/abs/1910.07160>.
- [21] X. Ju et al., “Graph neural networks for particle reconstruction in high energy physics detectors”, in *Machine Learning and the Physical Sciences Workshop at the 33rd Annual Conference on Neural Information Processing Systems*. 2019. arXiv:2003.11603. https://ml4physicalsciences.github.io/files/NeurIPS_ML4PS_2019_83.pdf.

- [22] E. Bernreuther et al., “Casting a graph net to catch dark showers”, *arXiv [Preprint]* (6, 2020) [arXiv:2006.08639](https://arxiv.org/abs/2006.08639). Available at: <https://arxiv.org/abs/2006.08639>.
- [23] J. Shlomi, P. Battaglia, and J.-R. Vlimant, “Graph neural networks in particle physics”, *Mach. Learn.: Sci. Technol.* **2** (7, 2020) [doi:10.1088/2632-2153/abbf9a](https://doi.org/10.1088/2632-2153/abbf9a), [arXiv:2007.13681](https://arxiv.org/abs/2007.13681).
- [24] Y. Wang et al., “Dynamic graph CNN for learning on point clouds”, *ACM Trans. Graph.* **38** (2019) [doi:10.1145/3326362](https://doi.org/10.1145/3326362), [arXiv:1801.07829](https://arxiv.org/abs/1801.07829).
- [25] J. Kieseler, “Object condensation: one-stage grid-free multi-object reconstruction in physics detectors, graph and image data”, *arXiv [Preprint]* (2020) [arXiv:2002.03605](https://arxiv.org/abs/2002.03605). Available at: <https://arxiv.org/abs/2002.03605>.
- [26] L. Gray, T. Klijnsma, and S. Ghosh, “A dynamic reduction network for point clouds”, *arXiv [Preprint]* (2020) [arXiv:2003.08013](https://arxiv.org/abs/2003.08013). Available at: <https://arxiv.org/abs/2003.08013>.
- [27] CMS Collaboration, “The Phase-2 upgrade of the CMS Level-1 trigger”, CMS Technical Design Report CERN-LHCC-2020-004. CMS-TDR-021, CERN, 4, 2020. <https://cds.cern.ch/record/2714892>.
- [28] M. Besta et al., “Graph processing on FPGAs: Taxonomy, survey, challenges”, *arXiv [Preprint]* (2019) [arXiv:1903.06697](https://arxiv.org/abs/1903.06697). Available at: <https://arxiv.org/abs/1903.06697>.
- [29] C.-Y. Gui et al., “A survey on graph processing accelerators: Challenges and opportunities”, *J. Comput. Sci. Technol.* **34** (2019), no. 2, 339, [doi:10.1007/s11390-019-1914-z](https://doi.org/10.1007/s11390-019-1914-z).
- [30] H. Zeng and V. Prasanna, “GraphACT: Accelerating GCN training on CPU-FPGA heterogeneous platforms”, in *2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, p. 255. ACM, New York, NY, USA, 2020. [arXiv:2001.02498](https://arxiv.org/abs/2001.02498). [doi:10.1145/3373087.3375312](https://doi.org/10.1145/3373087.3375312).
- [31] M. Yan et al., “HyGCN: A GCN accelerator with hybrid architecture”, in *2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)*, p. 15. IEEE, New York, NY, USA, 2020. [arXiv:2001.02514](https://arxiv.org/abs/2001.02514). [doi:10.1109/HPCA47549.2020.00012](https://doi.org/10.1109/HPCA47549.2020.00012).
- [32] A. Auten, M. Tomei, and R. Kumar, “Hardware acceleration of graph neural networks”, in *2020 57th ACM/IEEE Design Automation Conference (DAC)*, p. 1. IEEE, 2020. [doi:10.1109/DAC18072.2020.9218751](https://doi.org/10.1109/DAC18072.2020.9218751).
- [33] T. Geng et al., “AWB-GCN: A graph convolutional network accelerator with runtime workload rebalancing”, in *53rd IEEE/ACM International Symposium on Microarchitecture*. 2020. [arXiv:1908.10834](https://arxiv.org/abs/1908.10834). Available at: <https://arxiv.org/abs/1908.10834>.
- [34] K. Kinningham, C. Re, and P. Levis, “GRIP: A graph neural network accelerator architecture”, *arXiv [Preprint]* (7, 2020) [arXiv:2007.13828](https://arxiv.org/abs/2007.13828). Available at: <https://arxiv.org/abs/2007.13828>.
- [35] E. Nurvitadhi et al., “GraphGen: An FPGA framework for vertex-centric graph computation”, in *2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines*, p. 25. 2014. [doi:10.1109/FCCM.2014.15](https://doi.org/10.1109/FCCM.2014.15).
- [36] M. M. Ozdal et al., “Energy efficient architecture for graph analytics accelerators”, *Comput. Archit. News* **44** (6, 2016) 166, [doi:10.1145/3007787.3001155](https://doi.org/10.1145/3007787.3001155).
- [37] T. N. Kipf and M. Welling, “Semi-supervised classification with graph convolutional networks”, in *5th International Conference on Learning Representations*. 2017. [arXiv:1609.02907](https://arxiv.org/abs/1609.02907). Available at: <https://openreview.net/forum?id=SJU4ayYgl>.
- [38] P. W. Battaglia et al., “Relational inductive biases, deep learning, and graph networks”, *arXiv [Preprint]* (2018) [arXiv:1806.01261](https://arxiv.org/abs/1806.01261). Available at: <https://arxiv.org/abs/1806.01261>.
- [39] P. Veličković et al., “Graph attention networks”, in *6th International Conference on Learning Representations*. 2018. [arXiv:1710.10903](https://arxiv.org/abs/1710.10903). <https://openreview.net/forum?id=rJXMpikCZ>.
- [40] D. O’Loughlin et al., “Xilinx Vivado High Level Synthesis: Case studies”, in *25th IET Irish Signals & Systems Conference 2014 and 2014 China-Ireland International Conference on Information and Communications Technologies (ISSC 2014/CIICT 2014)*, p. 352. IET, 2014. [doi:10.1049/cp.2014.0713](https://doi.org/10.1049/cp.2014.0713).

- [41] C. Zhu, S. Han, H. Mao, and W. J. Dally, “Trained ternary quantization”, in *5th International Conference on Learning Representations*. 2017. [arXiv:1612.01064](https://arxiv.org/abs/1612.01064). Available at: https://openreview.net/pdf?id=S1_pAu9xl.
- [42] GEANT4 Collaboration, “GEANT4—a simulation toolkit”, *Nucl. Instrum. Methods Phys. Res. A* **506** (2003) 250, [doi:10.1016/S0168-9002\(03\)01368-8](https://doi.org/10.1016/S0168-9002(03)01368-8).
- [43] G. Apollinari et al., eds., “High-Luminosity Large Hadron Collider (HL-LHC): Technical Design Report V. 0.1”. CERN Yellow Reports: Monographs. CERN, Geneva, 2017. [doi:10.23731/CYRM-2017-004](https://doi.org/10.23731/CYRM-2017-004).
- [44] CMS Collaboration, “The Phase-2 upgrade of the CMS endcap calorimeter”, CMS Technical Design Report CERN-LHCC-2017-023. CMS-TDR-019, CERN, 2017. <https://cds.cern.ch/record/2293646>.
- [45] S. van der Walt, S. C. Colbert, and G. Varoquaux, “The NumPy array: A structure for efficient numerical computation”, *Comput. Sci. Eng.* **13** (2011), no. 2, 22, [doi:10.1109/MCSE.2011.37](https://doi.org/10.1109/MCSE.2011.37).
- [46] C. R. Harris et al., “Array programming with NumPy”, *Nature* **585** (2020), no. 7825, 357, [doi:10.1038/s41586-020-2649-2](https://doi.org/10.1038/s41586-020-2649-2).
- [47] The HDF Group, “Hierarchical data format, version 5”, (1997–2020). Available at: <https://www.hdfgroup.org/HDF5/> [Accessed August 20, 2020].
- [48] Y. Iiyama and J. Kieseler, “Simulation of an imaging calorimeter to demonstrate GARNET on FPGA”, 6, 2020. [doi:10.5281/zenodo.3888910](https://doi.org/10.5281/zenodo.3888910).
- [49] ALEPH Collaboration, “Performance of the ALEPH detector at LEP”, *Nucl. Instrum. Methods Phys. Res. A* **360** (1995) 481, [doi:10.1016/0168-9002\(95\)00138-7](https://doi.org/10.1016/0168-9002(95)00138-7).
- [50] CMS Collaboration, “Particle-flow reconstruction and global event description with the CMS detector”, *J. Instrum.* **12** (2017) P10003, [doi:10.1088/1748-0221/12/10/P10003](https://doi.org/10.1088/1748-0221/12/10/P10003), [arXiv:1706.04965](https://arxiv.org/abs/1706.04965).
- [51] ATLAS Collaboration, “Jet reconstruction and performance using particle flow with the ATLAS detector”, *Eur. Phys. J. C* **77** (2017) 466, [doi:10.1140/epjc/s10052-017-5031-2](https://doi.org/10.1140/epjc/s10052-017-5031-2), [arXiv:1703.10485](https://arxiv.org/abs/1703.10485).
- [52] A. F. Agarap, “Deep learning using rectified linear units (ReLU)”, *arXiv [Preprint]* (2018) [arXiv:1803.08375](https://arxiv.org/abs/1803.08375). Available at: <https://arxiv.org/abs/1803.08375>.
- [53] S. R. Qasim, J. Kieseler, Y. Iiyama, and M. Pierini, “caloGraphNN”, (2019). Available at: <https://github.com/jkiesele/calographnn> [Accessed August 20, 2020].
- [54] D. P. Kingma and J. Ba, “Adam: A method for stochastic optimization”, in *3rd International Conference for Learning Representations*. 2014. [arXiv:1412.6980](https://arxiv.org/abs/1412.6980). Available at: <https://arxiv.org/abs/1412.6980>.
- [55] M. Courbariaux, Y. Bengio, and J.-P. David, “BinaryConnect: Training deep neural networks with binary weights during propagations”, in *Advances in Neural Information Processing Systems 28*, C. Cortes et al., eds., p. 3123. Curran Associates, Inc., Red Hook, New York, 2015. [arXiv:1511.00363](https://arxiv.org/abs/1511.00363).
- [56] B. Moons, K. Goetschalckx, N. Van Berckelaer, and M. Verhelst, “Minimum energy quantized neural networks”, in *2017 51st Asilomar Conference on Signals, Systems, and Computers*, p. 1921, IEEE. 2017.
- [57] S. Zhou et al., “DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients”, *arXiv [Preprint]* (2016) [arXiv:1606.06160](https://arxiv.org/abs/1606.06160). Available at: <https://arxiv.org/abs/1606.06160>.
- [58] V. Kathail, “Xilinx Vitis Unified Software Platform”, in *2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, p. 173. ACM, New York, NY, USA, 2020. [doi:10.1145/3373087.3375887](https://doi.org/10.1145/3373087.3375887).
- [59] Xilinx, Inc., “UltraScale FPGA product tables and product selection guide”, (2020). Available at: <https://www.xilinx.com/support/documentation/selection-guides/ultrascale-fpga-product-selection-guide.pdf> [Accessed August 20, 2020].
- [60] Y. Iiyama, “Keras model and weights for GARNET-on-FPGA”, 8, 2020. [doi:10.5281/zenodo.3992780](https://doi.org/10.5281/zenodo.3992780).