

An Optically Powered, High-Voltage, Switched-Capacitor Drive Circuit for Microrobotics

Yanqiao Li[✉], *Graduate Student Member, IEEE*, Benjamin L. Dobbins[✉], *Member, IEEE*,
and Jason T. Stauth[✉], *Member, IEEE*

Abstract—This work presents an efficient high-voltage (HV) drive circuit for mm- and cm-scale electrostatic and piezoelectric microrobotic transducers. Designed in a 650-V SOI CMOS process, a reconfigurable series-parallel switched-capacitor (SC) converter interfaces between either on-chip photovoltaic (PV) cells or a single off-chip battery, and an HV MEMs actuator. The SC converter boosts a nominal ~3.7–7.4-V input by ~16x to 60–117 V. By using a pseudo-adiabatic drive process, the converter charges the output sequentially and recovers energy in discharge cycles to reduce power consumption by over 10x compared with a conventional hard-switching driver. On-chip PV cells use deep-trench isolation such that they can be stacked and reconfigured in arbitrary series and parallel voltage domains. Measured results show effective operation with reactive loads up to 20 nF, operating frequencies over 50 kHz, and delivered power levels up to 95 mW.

Index Terms—DC–DC converter, energy harvesting, haptics, microelectromechanical systems (MEMs), switched capacitor (SC), wireless power delivery.

I. INTRODUCTION

DUCE to their small size and versatility, microrobotics and microelectromechanical systems (MEMS) have promising applications in biomedicine, optics, industrial diagnostics, and manufacturing. Electrostatic and piezoelectric actuators have been studied extensively for MEMS, robotics, and haptics due to their relatively high energy density, high bandwidth, and high efficiency at mm- and cm-scale form factors [1]–[6]. Contrasting with MEMS resonator applications [7], robotic actuators typically present as dominantly capacitive loads (tens of pF to tens of nF) due to the need for sub-resonant, broadband actuation (see Fig. 1) [4]–[6]. However, these devices typically require high voltage (HV) (30 V to a few kilovolts) to realize their full energy-density capabilities and drive frequencies in the range of 10 Hz–10 kHz to maximize power density.

This motivates an entirely different scope of power management circuits that must operate efficiently at HV while driving dominantly reactive loads [1]. Many systems would

Manuscript received June 3, 2020; revised August 21, 2020; accepted September 29, 2020. Date of publication November 2, 2020; date of current version February 24, 2021. This article was approved by Guest Editor Qun Jane Gu. This work was supported in part by the Defense Advanced Research Projects Agency (DARPA) under Award HR001119C0040 and in part by the National Science Foundation (NSF) under Award ECCS 1711077. (*Corresponding author: Yanqiao Li.*)

The authors are with the Thayer School of Engineering at Dartmouth, Dartmouth College, Hanover, NH 03755 USA (e-mail: yanqiao.li.th@dartmouth.edu).

Color versions of one or more of the figures in this article are available online at <https://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2020.3032076




Fig. 1. Representative piezoelectric actuator impedance model.




Fig. 2. Representative state-of-the-art MEMs drivers. (a) Hard switching from a boosted dc power supply. (b) Direct drive using a variable dc–dc converter.

ideally operate untethered from physical wires and therefore require small batteries (embedded in the electromechanical platform) or the use of wireless power delivery. Due to the relatively low cell voltages of small-scale batteries (~1–10 V), battery-based power systems require a significant step-up (boost) conversion ratio to achieve suitable actuation voltages [8]. However, high-conversion-ratio boost converters are especially challenging when constrained to mm- or cm-scale form factors and sub-gram weight limits [8]–[10].

Past efforts for driving piezoelectric or electrostatic actuators include hard switching approaches [3], [11] and schemes that drive actuators directly with a variable-boost dc–dc converter [6], [8], [12], [13]. Hard-switching approaches, shown in Fig. 2(a), require a fixed HV dc supply and directly switch the actuator between the HV supply and the ground. Driving a dominantly capacitive load in this way introduces hard-charging loss, which can be quantified as

$$P_{\text{supply}} = C_{\text{load}} V_{\text{out}}^2 f_{\text{drive}} \quad (1)$$

where C_{load} is the load capacitance, V_{out} is the peak-to-peak driving voltage, and f_{drive} is the driving or actuating frequency. Therefore, even with an efficient dc–dc converter,

hard switching results in high power loss as the reactive power delivered to the dominantly capacitive load is lost in the switching process.

Variable-boost approaches use an efficient dc–dc converter to interface directly with the actuator without the use of additional switches [1]. Assuming that the conversion ratio can be varied between zero and N times the system supply voltage, the scheme shown in Fig. 2(b) can operate as an efficient power amplifier, supplying reactive power to the capacitive load without incurring resistive loss. Furthermore, assuming that the converter is bidirectional, it is possible that the energy stored on the load capacitor can be recovered and returned to the system power supply (e.g., battery). If this is the case, the scheme in Fig. 2(b) can supply and recover reactive power without incurring power loss.

However, there are many challenges in designing a circuit such as that shown in Fig. 2(b). First, in many cases, the system power supply cannot accept bidirectional power. This is the case if the power source is a primary (non-rechargeable) battery, which can supply but not sink current. Second, many HV boost circuits are only practical with diodes in the conduction path. Diodes prevent many boost converters from operating bidirectionally, and thus, they may be efficient in charge cycles, but rely on hard switching to discharge the actuator. In this case, the power loss is approximately 1/2 of that in (1).

Finally, most HV boost circuits are based on energy storage in magnetic components (inductors or transformers) [9]. Due to fundamental scaling properties, magnetic components scale poorly to small size [14], their performance degrading both in terms of efficiency and power density [15]. This presents practical limits on conversion ratio [9], size [8], and efficiency of most boost dc–dc conversion circuits [10].

Capacitors, on the other hand, scale more favorably to small size [16], with the potential to achieve multiple orders of magnitude higher energy density than inductors at mm-scale form factors [14]. Switched-capacitor (SC) dc–dc converters, which leverage high-energy-density capacitors, hold great promise for electrostatic drive applications and other high-conversion-ratio boost functions [8], [17]. The SC approach is also well-suited for CMOS integration due to the use of scalable and hierarchical switching circuits comprising low-voltage-rated switches.

This work presents an SC drive circuit that can be used for small-scale piezoelectric and electrostatic micro-mechanical actuators. The circuit leverages a reconfigurable series–parallel architecture to step the driving voltage of an MEMs load sequentially in small increments to reduce hard-charging losses and recovers energy during discharge directly in flying capacitors. Operating with either a single off-chip battery or an on-chip photovoltaic (PV) array, the circuit reduces power consumption by over an order-of-magnitude compared with an ideal hard-switching driver. Sections II and III discuss the topology and general operating principles, respectively. Section IV provides the details of the circuit design. Section V describes integrated solar cells and optical power delivery. Section VI provides the experimental results and Section VII provides a conclusion.




Fig. 3. Block diagram of the proposed system.

II. TOPOLOGY OVERVIEW

A high-level block diagram of the proposed system is shown in Fig. 3. The proposed SC converter comprises a number, N , of independent switching cells, each controlling the configuration of an off-chip flying capacitor. In aggregate, the converter operates as a reconfigurable series–parallel SC converter. The circuit is controlled digitally through an I/O bus and is designed to interface with a single off-chip MEMs load. As shown in Fig. 3, the proposed driver is designed to step the voltage on the MEMs load sequentially in small voltage steps up to a maximum of $N \times V_{cell}$, where V_{cell} corresponds to the flying capacitor voltage of a given switching cell. By reducing the magnitude of the voltage change in any given switching state, the scheme reduces hard-switching (or $C \times V^2$) power loss when driving dominantly capacitive loads. This process is described as pseudo-adiabatic because in the limit with arbitrarily small V_{cell} and high N , the process approaches lossless reactive power delivery.

Importantly, when discharging or stepping down the MEMs load, energy is recovered (returned to the flying capacitors) such that less total energy is required from the system power supply. Therefore, the flying capacitors (themselves) provide a means to recover and store reactive power such that no power needs to be returned to the system supply. This allows the scheme to work with non-rechargeable power sources and without any additional bypass or storage capacitance.¹

The pseudo-adiabatic charging and discharging process reduces power consumption compared with a hard-switching driver by roughly the number of switching cells, N , in the converter. This is because with N switching cells, although the hard-charging process is repeated N times, the energy loss in each step is reduced by N^2 . Therefore, the total power loss

¹From the perspective of an individual flying capacitor: when stepping up the load, the capacitor voltage decreases slightly each time the voltage steps as it supplies charge to the load; when stepping down the load, the capacitor recovers a portion (but not all) of this charge—the remainder accounted for by residual hard-charging losses and power consumed by the circuit. At the end of (or during) the stepping process, the system battery or a PV cell must provide charge to bring the capacitor back to its initial starting voltage. This accounts for the (reduced but non-zero) power flow from energy sources in the system.




Fig. 4. Modified series-parallel SC converter: red switches ON in parallel state and blue switches ON in series state.

of the converter across a full charge-discharge cycle follows:

$$P_{\text{supply}} = \frac{C_{\text{load}} V_{\text{out}}^2 f_{\text{drive}}}{N}. \quad (2)$$

Going forward, it is important to note several key differences between electrostatic/piezoelectric drive applications and conventional dc-dc converters. In the former scenario, while some real power is delivered, it depends heavily on the load conditions of the actuator and tends to be much smaller than the magnitude of reactive power. Therefore, it is very difficult to quantify efficiency in terms of real load power over real supply power. Here, we define a metric that is useful in quantifying the efficiency of delivering and recovery dominantly reactive power, defined as the power reduction factor (PRF)

$$\text{PRF} = \frac{P_{\text{reactive}}}{P_{\text{supply}}} = \frac{C_{\text{load}} V_{\text{out}}^2 f_{\text{drive}}}{P_{\text{supply}}} \quad (3)$$

where P_{reactive} is the sum of reactive power transfer in both the charge and discharge cycles and P_{supply} is the power taken from the system supply (i.e., battery) across the whole cycle. The PRF metric can be viewed as an effective quality factor, Q , of the power delivery circuit, and thus, a higher value is better. If the converter is lossless, then the PRF (effective Q) would approach infinity. However, in the proposed scheme (Fig. 3), the PRF is the ratio of (1) over (2) or goes with approximately, N , the number of switching stages in the circuit.

A key consideration is biasing and (parasitic) frequency-dependent losses in the circuit. A simple calculation shows that there is an optimum number of stages, N_{opt} , in the circuit when factoring per-stage bias or operating power, P_{cell} . Assuming that total power loss in the circuit goes with

$$P_{\text{total}} = \frac{C_{\text{load}} V_{\text{out}}^2 f_{\text{drive}}}{N} + N \cdot P_{\text{cell}} \quad (4)$$

then a simple convex optimization provides

$$N_{\text{opt}} = \sqrt{\frac{C_{\text{load}} V_{\text{out}}^2 f}{P_{\text{cell}}}}, \text{ and } P_{\text{min}} = \sqrt{C_{\text{load}} V_{\text{out}}^2 f \cdot P_{\text{cell}}} \quad (5)$$

which indicates that minimum achievable power consumption goes as the geometric mean of the total power delivered to the MEMs actuator and the power required per stage for basic operation. Here, P_{cell} is assumed to include any quiescent power required for each cell to operate and can also include parasitic frequency-dependent losses (assuming that they are uniform and proportional to the number of cells). Such power may include gate drive, level shifting, and control circuit power and power required to drive parasitic tub, well, and

interconnect capacitance. In many cases, these loss factors may not scale uniformly with the number of cells and so (5) may be considered a rule of thumb rather than an exact optimization.

III. TOPOLOGY DETAILS

Fig. 4 shows a schematic of the modified series-parallel converter designed in this work. The converter comprises $N = 16$ switching cells, each controlling the state of an off-chip flying capacitor.² For each of the first 15 cells, when M_{ser} is “ON,” the respective flying capacitor is configured in series with the adjacent cell (on the right). When $M_{\text{par},P}$ and $M_{\text{par},N}$ are “ON,” the flying capacitor is in parallel with the adjacent cell. The last cell (cell 16) uses two switching devices: M_0 , which connects V_{out} to the bottom plate of the last flying capacitor, and M_1 , which connects V_{out} to the top plate.

With all of the M_{ser} devices (and M_1 in final cell) “ON,” all storage cells are in series, their voltage adding to boost V_{out} . With all of the M_{par} devices (and M_0 in the final cell) “ON,” all storage cells are in parallel and V_{out} is shorted to ground. With storage cells in parallel, their charge (voltage) can equalize and/or additional charge can be supplied from a single energy source (e.g., battery) connected across the tap on the first storage cell. The equalization step has important benefits in the PV implementation as it can mitigate mismatch and non-uniform optical power density in the cells as will be discussed further.

Importantly, assuming that each of the switching cells is controlled independently, a range of discrete voltages between zero and $N \times V_{\text{cell}}$, where N is the number of switching cells, can be provided to the output. Thus, as shown in Fig. 5, by controlling the switching sequence in a preset pattern, V_{out} can step up (or step down) in integer increments of V_{cell} . Assuming that the switching process occurs such that the flying capacitor voltages fully settle between transitions, this process maps to the pseudo-adiabatic switching scheme in Fig. 3.

Several features make the modified series-parallel converter attractive for MEMs driving applications. Here, it should be noted that each of the switching devices in Fig. 4 is rated only to block a single low voltage, V_{cell} . Compared with a conventional dc-dc series-parallel SC converter [17], [18], there is no HV rectifying switch, which simplifies the design

²Off-chip flying capacitors are used in this application as the magnitude of the load capacitance is too large to be efficiently driven with on-chip (integrated capacitors); however, very small, high-energy-density 0402 capacitors are used in the experimental prototype to keep overall solution size $< 1 \text{ cm}^2$.




Fig. 5. Representative configuration of switching cells during step up/down.




Fig. 6. SC boost comparison: $R_{\text{eff}}/E_{\text{tot}}$ versus conversion ratio (modified perspective of the analysis in [17]).

and improves the $\sum V \cdot A$ product, the sum of rated switch voltage times rated switch current.

The series-parallel converter is also known to have the maximum passive component utilization achievable by any topology [17]. Fig. 6 exemplifies this benefit by plotting the ratio of effective output resistance (R_{eff}), a proxy for output-power driving capability, to total required energy storage ($E_{\text{tot}} = \sum CV^2$) of flying capacitors, a proxy for total flying capacitor volume [19], versus conversion ratio, N . With a fixed total passive component (capacitor) volume, the series-parallel topology can provide the lowest output impedance (highest power delivery); alternatively, at a fixed output impedance, it can use the minimum total capacitor volume of any known two-phase SC converter (it achieves the Wolaver limit defined in [20] and [21]). Thus, for applications primarily constrained by the volume and weight of passive components, the series-parallel converter can be considered an optimal topology.

IV. CIRCUIT IMPLEMENTATION

A. High-Level Circuit Operation

Fig. 7 shows a more detailed block diagram of the circuit architecture implemented in this work. The circuit includes an interface to off-chip digital control, HV level shifters to pass signals to the floating powertrain switches, and nested timing blocks to enforce deadtime and anti-cross conduction. To simplify the digital interface, an on-chip decoding scheme is used to reduce I/O to a 6-bit digital control signal, $D_{in}(0:5)$. The decoders pass each of 16 differential thermometer coded logic-level CMOS bits to the level shift circuit.

Each bit of the decoded control signal passes through a first deadtime generation circuit, which ensures that the




Fig. 7. Detailed circuit block diagram.




Fig. 8. Delay chain for deadtime implementation in the floating domain.

differential level-shift signals are non-overlapping to prevent common-mode current conduction. The control signals then pass through an HV level shifter where they are received in the floating domain of the individual switching cells. A second deadtime generation circuit in the floating domain is used to prevent cross conduction in the powertrain devices. As shown in Fig. 8, the floating-domain deadtime circuit uses an *RC* delay chain, rather than an inverter buffer chain to reduce sensitivity to varying supply voltages in the floating domains.

In the floating (switching cell) domains, the three power switching devices have different considerations for their drive voltages. In the k th switching cell, N -channel device $M_{\text{par},N}$ is referenced to $V_n(k)$, the common voltage for the switching cell (bottom plate of flying capacitor, $C_{X,k}$) such that its gate $V_{G\text{par},N}$ can be driven directly by a local buffer chain operating between $V_n(k)$ and $V_p(k)$. P -channel device M_{ser} is source-referenced to the local supply voltage $V_p(k)$, which simplifies driving of the $V_{G\text{ser}}$ terminal to the same domain as for $M_{\text{par},N}$. However, device $M_{\text{par},P}$ is referenced (its source is connected) to the positive supply voltage, $V_p(k + 1)$, of the adjacent switching cell. Therefore, a special level shifter is needed to drive the gate, $V_{G\text{par},P}$, of $M_{\text{par},P}$ in the $(k + 1)$ th voltage domain.

Equivalent circuits of the level shifter for the $M_{par,P}$ device are shown in Fig. 9. The level shifter uses a PMOS–PMOS inverter-like structure using devices M_{L1} and M_{L2} to pass the drive signal across the adjacent voltage domain. In the parallel state [Fig. 9(b)], $M_{par,P}$ is turned on, shorting $V_p(k)$ and $V_p(k+1)$ through $R_{on,Mpar,P}$ (also, $V_n(k)$ is shorted to $V_n(k+1)$ through $R_{on,Mpar,N}$). Here, control signal V_{par} is




Fig. 9. Local level shifter for $M_{par,P}$ device. (a) Circuit schematic. (b) Equivalent circuit with the adjacent cell in the parallel state. (c) Equivalent circuit with the adjacent cell in the series state.

high, turning on M_{II} , M_{L2} , and M_{D1} , pulling down the gate of $M_{tpar,P}$, turning it on to connect the domains in the parallel state. In the series state [Fig. 9(c)], $M_{par,P}$ is OFF and M_{ser} is ON such that $V_{p,k+1}$ is higher than $V_{p,k}$ by V_{cell} . In this case, V_{par} is low, setting the gate of M_{L1} to $V_{n,k}$. However, because $V_{p,k}$ is shorted to $V_{n,k+1}$ by device M_{ser} through $R_{on,Mser}$, M_{L1} is on, which pulls down the gate of M_{D2} , pulling up $V_{Gpar,P}$ and turning $M_{par,P}$ off.

B. Cascode HV Level Shifter

Fig. 10 shows the schematic of the HV level shift circuit. Each of the 16 switching cells requires an independent control signal to be translated to an arbitrary common-mode level to activate the switching process. To minimize quiescent current consumption and relax timing constraints on the digital control block, signal translation operates with a charge-based level shifter and a latching structure in the floating HV domain. A latch is used to hold the circuit state without using quiescent bias power. A stack of low-voltage cascodes provides signal isolation while preventing over-voltage of any device.

The level shifter works with a ground-referenced signal applied to differential pair, M_A and M_B , at the V_A and V_B terminals. Capacitive degeneration at the source terminals results in a current pulse (sinking) through a respective branch of the cascode level shift circuit. This current pulse drives a linear OTA circuit in the floating domain, which amplifies the injected charge to set the polarity of a weak bi-stable latch. The voltage on degeneration capacitance is reset, antiphase with V_A and V_B to ensure that full charge is delivered during switching. After switching, current in the degeneration




Fig. 10. Circuit diagram of the cascode HV level shifter.

capacitors and cascode branches decays to zero such that hold-state power consumption is negligible; this also simplifies control as the V_A and V_B signals are only level-dependent—no strict timing requirements or pulse generation signals are needed.

Importantly, the cascode branches are implemented with only low-voltage CMOS (5 V rated) devices. The gate of each (differential) cascode pair is connected to the positive voltage terminal ($V_p(k)$) of each successive switching cell. This saves significant die area compared to using HV DMOS cascodes but does require that each switching cell has a different number of cascodes in series with the floating OTA (the k th cell requires $k - 1$ cascode devices in series). Also, complex metal interconnect is required due to a large number of series cascodes, which also increases capacitive parasitics in the level shifter.

The use of a linear OTA circuit provides symmetric rise and fall propagation delays and eliminates the need for complementary (PMOS) devices in the cascode stack. By amplifying charge in the floating domain, less charge is required in the cascode stack, which would otherwise result in higher power consumption. The OTA drives a weak latch that consists of inverters M_1 - M_4 and M_2 - M_3 , cross coupled but stacked in series to reduce needed drive strength while holding the latched state. The output of the weak latch is passed to the buffer chain and digital circuitry needed to operate the powertrain.

V. OPTICAL POWER DELIVERY

As shown in Fig. 3, the circuit was designed to operate with either a single off-chip battery or an optical power source driving a silicon-integrated PV array. Fig. 11 shows the details of the integrated PV cells and their configuration on-chip. The circuit was implemented in a 1- μ m, 650-V SOI CMOS




Fig. 11. On-die series-stacked PV cells: layout, cross section, slice of die photograph.

process with deep-trench isolation. Isolated wells were used to construct small ($\sim 140 \mu\text{m} \times 140 \mu\text{m}$) solar cells that could float in arbitrary series and parallel voltage domains. Each cell consisted of an isolated n-type bulk region, implanted with a lightly doped p-well to form a vertical photodiode. Contact was made to the cell through a P+ anode contact and an N+ contact to an N-sinker along the oxide trench at the cell periphery.

As in [3] and [11], trench isolation was used to allow arbitrary stacking of cells in series voltage domains to boost the effective voltage of the stack. In this work, because each of the $N = 16$ flying capacitor taps in Fig. 4 operates independently, the design included 16 independent groups of two paralleled strings of 8 cells in series (see Fig. 11). At a nominal (solar-spectrum) optical power level of $\sim 1 \text{ mW/mm}^2$, these cell groups provided an open-circuit voltage of $\sim 5.5 \text{ V}$ and an optical-electrical efficiency of $\sim 11.5\%$.

A primary benefit of optical wireless power delivery is its ability to operate with a relatively high transmission distance compared to the size of the optical receiver. For example, near-field electromagnetic (inductive) coupling has been used in many examples spanning portable communication devices to electric vehicles. However, the dispersion of near-field electromagnetic energy results in a maximum delivered power level that falls off with transmission distance over diameter (of the antenna) cubed [22]. This poses impractical range limitations on robotic applications at the mm-scale [23].

However, as shown in Fig. 12, optical power (as a form of far-field transmission) follows an inverse square law (asymptotically) at long transmission ranges. The difference between a squared and cubic reduction in power with transmission distance provides significant gains, especially at long range. However, laser collimation introduces a scalar factor that (effectively) reduces energy dispersion at short and medium distances—improving power delivery by multiple orders of magnitude compared to near-field electromagnetic transmission. Optical power delivery provides opportunities to tailor the wavelength of the light source to the semiconductor bandgap to improve quantum efficiency. However, it does require a line-of-sight transmission channel.

VI. EXPERIMENTAL RESULTS

Fig. 13 shows the die photograph and circuit-board assembly. Total die area is just under 10 mm^2 , and the bulk




Fig. 12. Effective power delivery versus relative range \mathcal{R} , defined as transmission distance over the diameter of the receive antenna (EM coil or PV array).




Fig. 13. Die photograph of the chip; active area is just under 10 mm^2 .

of the area ($\sim 6 \text{ mm}^2$) is used for on-chip PV cells. The powertrain and floating circuitry required $\sim 1 \text{ mm}^2$, the pulse generation 0.4 mm^2 , and the digital control 0.2 mm^2 . The remainder of the die area was used for routing, pad ring, and ESD structures. Flying capacitors were placed off-chip (PCB backside) and were 0402 footprint $1.4\text{-}\mu\text{F}$ capacitance (GRM155R61A475MEA), derated at the nominal operating voltage. The active circuit board area was $< 1 \text{ cm}^2$.

The integrated circuit was controlled externally with an FPGA that generated a periodic, programmable cell configuration waveform. Switching states were loaded from MATLAB through a UART into switch sequence registers, as shown in Fig. 14. These registers were read sequentially, while the address was enabled. A controller enabled the address block and write permissions into the switch sequence register to ensure the safe operation of the SC circuit. The 3.3-V digital signals coming from the FPGA were passed to an on-board level shifter, which shifted the logic signals into the digital voltage domain of the chip.

The circuit was tested under two conditions. In one test, an external $\sim 7.4\text{-V}$ supply (representative of two lithium battery cells connected in series) was used to quantify the performance of the system. In a second test, the external power supply was disconnected, and system was powered solely by the PV cells.

For optically powered operation, a fiber light with a nominally white spectrum was used to power the arrays. The fiber light produced incident optical power between 1 and 5 mW/mm^2 . However, even with the relatively wide optical




Fig. 14. Digital system architecture.




Fig. 15. Measured short-circuit currents' spatial distribution represents the light intensity distribution of the fiber light used in the testing.

cross section of the fiber light, significant nonuniformity in the spatial optical distribution was detected. Mismatch and nonuniformity are expected challenges when using on-chip PVs. In addition to process variation and the potential for dust and debris to settle on the die or optical interface, long-range optical power delivery is also subject to limitations related to the diameter of the incident beam, its position on the array, and other aspects of the optics in the system.

However, an important benefit of the proposed solution is that it can help to alleviate problems with mismatch and variation in the PV array(s). Similar to past work in macro-scale PVs [24], the series-parallel SC converter helps to alleviate mismatch by enforcing voltage equalization of the PV taps. By forcing equivalent voltages across the PV groups, sensitivity to incident power is reduced because the voltage operating point goes only logarithmically with insolation. Therefore, power can be drawn in proportion to available power and is not limited by the worst cell or cell group.

Fig. 15 shows the measured data for the short-circuit current in the individual cell groups, aligned with their spatial distribution while stimulating with a fiberlight. The measured spatial non-uniformity of light distribution has a 1σ mismatch of 29%. A clear region of focus is seen toward the bottom right;




Fig. 16. Oscilloscope screen shot of hardware prototype operation: optically powered while driving 120-pF load at 50 Hz.




Fig. 17. Time-domain output waveform: 5-nF load at 200 Hz (unfiltered oscilloscope data taken with 100-M Ω HV passive probe).

certain cell groups have anomalously low power indicating random mismatch or dust. However, the series-parallel converter effectively compensates for this mismatch.

Fig. 16 shows an oscilloscope screenshot of the system running with an optical power supply, driving a 120-pF load capacitance³ at 50 Hz. The pseudo-adiabatic drive waveform (see Fig. 3) is clearly visible and provides an effective boost of $\sim 16\times$ from the roughly 5.5 V_{oc} voltage of the individual PV arrays. Also, it can be seen that the magnitude of the individual voltage steps is roughly the same; this indicates the effective voltage equalization and mitigation of the power mismatch present in the on-chip PV arrays (see Fig. 15). Therefore, despite significant spatial power variation, the circuit operates normally.

Fig. 17 shows a similar perspective but overlays measured data taken with the PV supply and with a single off-chip 7.4-V supply when driving a 5-nF load capacitance at 200 Hz. Here, differences between the PV cell (optical power) and single battery cases should be noted. Measured V_{oc} for PV cell groups was ~ 5.5 V; however, the “single battery” test setup used a 7.4-V supply. Therefore, the peak driving voltages were higher in the latter case.

Fig. 18 shows a more comprehensive plot of the drive voltage peak-to-peak versus frequency for a range of load capacitance. Here, clear limits of the SC drive scheme are

³All load capacitors used for testing were Class-I (COG) HV ceramic capacitors.




Fig. 18. Peak-to-peak output voltage versus switching frequency and load cap.




Fig. 19. Reactive output power versus switching frequency and load capacitance.

apparent. At light load (low load capacitance and low switching frequency), the SC circuit is in the slow switching limit (SSL) with maximum peak-to-peak driving capability. At higher load capacitance, the peak-to-peak driving voltage is reduced across the range due to the limitations in the energy storage of the flying capacitors. At higher load (either higher load capacitance or higher frequency), the circuit enters the fast-switching limit (FSL), here limited by switch resistance. For the PV-powered scenario, a third limit exists related to the power availability of the solar cells. For example, if power exceeding that available in the PV cells is required, their voltage will drop, reducing the overall peak-to-peak driving voltage. The fact that the PV and 7.4-V supply curves appear to converge at high load is coincidental; however, it can be seen that peak voltages are in correspondence with the 16 \times multiplication provided by the circuit in both cases. The peak driving voltage for the 7.4-V supply case was ~ 117 V; for the PV-powered setup, it was just over 80 V.

Fig. 19 shows a similar perspective to Fig. 18, except that here reactive power is plotted versus frequency. In this case, the reactance of each load capacitor is carefully calibrated to determine the reactive power ($C_{load} V_{out}^2 f_{drive}$) provided across the frequency range. It can be seen that peak power depends, to some extent, on load capacitance. For example with small capacitance loads, high operating frequencies (up to 80 kHz) are needed to deliver maximum load power. In this case,




Fig. 20. PRF versus reactive ($CV^2 f_{sw}$) output power.

frequency-dependent power consumption (in the level shifters, powertrain, digital logic, and so on) limits the performance of the circuit. On the other hand, for very large load capacitors, the energy stored in flying capacitors is not sufficient to drive the load to its full peak-to-peak voltage.

Notably, the system was able to achieve peak delivered reactive power of ~ 95 mW while drawing significantly less real power from the system supply. Fig. 20 shows a plot of the measured PRF, defined in (3) as the ratio of reactive over real (supply) power. The peak PRF was just over 14 and remained above 10 for a wide range of load capacitance, drive frequencies, and delivered power levels. In this range, the circuit can deliver more than ten times higher reactive power than the power consumed from the supply. Phrased differently, compared to a conventional hard-switching driver [3], [11], with the same load and drive frequency, the system reduces real power consumption (from the system power supply, battery, or optical power source) by more than an order of magnitude.

The peak PRF of 14 is $\sim 88.5\%$ of the ideal PRF of 16 for the 16-stage converter, demonstrating low-power-loss overhead in the converter circuitry. Based on the low-frequency PRF asymptote, quiescent and leakage-related power loss is below 10 μ W, and this aligns with measurements of no-load leakage current, which is <250 nA for all supply voltages. Therefore, dominant losses in the converter (other than systematic hard-charging losses) are due to gate drivers, level shifters, and are frequency-dependent. When driving the 120-pF load capacitance, the PRF is reduced due to the higher (up to 80 kHz) switching frequency and associated switching losses in the converter.

Fig. 21 shows a slightly different perspective that is related to the PRF metric. Here, the driver was configured to drive a 10-nF load at a constant voltage of 100 V_{pp} as frequency was swept. Input power from the low-voltage system power supply P_{supply} (representing power as would be consumed from a system battery) was measured and plotted. Using the same 10-nF load, the hard-switching driver (previously published in [11]) was configured to drive the load to 100 V_{pp}. Note that the circuit in [11] requires an HV supply as it provides no dc–dc conversion. The power, in this case, was measured directly from the 100-V auxiliary supply required for this purpose. Note that in practice, the power consumed by the hard-switching




Fig. 21. Comparison to a hard-switching MEMs driver shows supply power, P_{supply} (as would be consumed from a system battery or power supply), versus drive frequency (f_{sw}) for a 10-nF load driven at 100 V_{pp}. It includes measured data from the same hard-switching driver previously published in [11].

driver would be even higher if accounting for the need for a dc-dc boost converter to provide its 100-V supply. As shown in Fig. 21, the power consumed by the pseudo-adiabatic driver (this work) is more than an order of magnitude lower than the power required by the hard-switching driver [11]. Furthermore, the power reduction achieved closely matches the value of the PRF achieved in Fig. 20 for the same conditions. This is because the PRF metric can be interpreted as the ratio of power required for an ideal hard-switching driver [11] over the power required by an efficient solution. This shows more directly the advantages of the approach and helps to highlight the value of the PRF metric for comparison of solutions.

VII. CONCLUSION

This article presented an efficient, HV MEMs actuator driver in a 650-V SOI CMOS process, powered either by an optical energy source or single off-chip battery. A metric, PRF, was introduced to quantify the performance of systems delivering dominantly reactive power. The system used a reconfigurable series-parallel SC converter to drive reactive MEMs loads with a pseudo-adiabatic process, reducing hard-charging losses and recovering energy during discharge cycles. On-chip solar cells used deep-trench isolation such that they could be stacked and arbitrarily reconfigured in series and parallel domains while receiving energy from an optical power source. The series-parallel converter was able to achieve peak drive voltages of between 80 and 117 V and operating frequencies over 50 kHz. With on-chip PV cells, it was able to mitigate high mismatch and variation, providing effective boost operation and wireless driving capability. The peak PRF was over 10 across a wide range, showing that the system can reduce power consumption by over an order of magnitude compared with conventional hard-switching drivers.

REFERENCES

- [1] M. Karpelson, G.-Y. Wei, and R. J. Wood, "A review of actuation and power electronics options for flapping-wing robotic insects," in *Proc. IEEE Int. Conf. Robot. Autom.*, May 2008, pp. 779–786.
- [2] J. James, V. Iyer, Y. Chukewad, S. Gollakota, and S. B. Fuller, "Liftoff of a 190 mg laser-powered aerial vehicle: The lightest wireless robot to fly," in *Proc. IEEE Int. Conf. Robot. Autom. (ICRA)*, May 2018, pp. 3587–3594.
- [3] C. L. Bellew, S. Hollar, and K. S. J. Pister, "An SOI process for fabrication of solar cells, transistors and electrostatic actuators," in *12th Int. Conf. Solid-State Sensors, Actuat. Microsyst. Dig. Tech. Papers*, vol. 2, Jun. 2003, pp. 1075–1078.
- [4] M. Karpelson, G.-Y. Wei, and R. J. Wood, "Driving high voltage piezoelectric actuators in microrobotic applications," *Sens. Actuators A, Phys.*, vol. 176, pp. 78–89, Apr. 2012. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S0924424711006947>
- [5] P. B. Chu, P. R. Nelson, M. L. Tachiki, and K. S. J. Pister, "Dynamics of polysilicon parallel-plate electrostatic actuators," *Sens. Actuators A, Phys.*, vol. 52, nos. 1–3, pp. 216–220, Mar. 1996. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/092442479680152X>
- [6] S. Chaput, D. Brooks, and G.-Y. Wei, "21.5 a 3-to-5 V input 100 V_{pp} output 57.7 mW 0.42% THD+N highly integrated piezoelectric actuator driver," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 360–361.
- [7] C. Nguyen, "MEMS technology for timing and frequency control," *IEEE Trans. Ultrason., Ferroelectr., Freq. Control*, vol. 54, no. 2, pp. 251–270, Feb. 2007.
- [8] E. Steltz, M. Seeman, S. Avadhanula, and R. S. Fearing, "Power electronics design choice for piezoelectric microrobots," in *Proc. IEEE/RSJ Int. Conf. Intell. Robots Syst.*, Oct. 2006, pp. 1322–1328.
- [9] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up DC-DC converters: A comprehensive review of voltage-boosting techniques, topologies, and applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143–9178, Dec. 2017.
- [10] M. D. Seeman, V. W. Ng, H.-P. Le, M. John, E. Alon, and S. R. Sanders, "A comparative analysis of switched-capacitor and inductor-based DC-DC conversion technologies," in *Proc. IEEE 12th Workshop Control Modeling Power Electron. (COMPEL)*, Jun. 2010, pp. 1–7.
- [11] J. S. Rentmeister, M. H. Kiani, K. Pister, and J. T. Stauth, "A 120–330 V, sub- μ A, 4-channel driver for microrobotic actuators with wireless-optical power delivery and over 99% current efficiency," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2020, pp. 1–2.
- [12] M. Lok, E. F. Helbling, X. Zhang, R. Wood, D. Brooks, and G.-Y. Wei, "A low mass power electronics unit to drive piezoelectric actuators for flying microrobots," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 3180–3191, Apr. 2018.
- [13] M. Karpelson, G.-Y. Wei, and R. J. Wood, "Milligram-scale high-voltage power electronics for piezoelectric microrobots," in *Proc. IEEE Int. Conf. Robot. Autom.*, May 2009, pp. 2217–2224.
- [14] P. A. Kyaw, A. L. F. Stein, and C. R. Sullivan, "Fundamental examination of multiple potential passive component technologies for future power electronics," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10708–10722, Dec. 2018.
- [15] C. R. Sullivan, B. A. Reese, A. L. F. Stein, and P. A. Kyaw, "On size and magnetics: Why small efficient power inductors are rare," in *Proc. Int. Symp. 3D Power Electron. Integr. Manuf. (3D-PEIM)*, Jun. 2016, pp. 1–23.
- [16] J. T. Stauth, "Pathways to mm-scale DC-DC converters: Trends, opportunities, and limitations," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2018, pp. 1–8.
- [17] M. D. Seeman and S. R. Sanders, "Analysis and optimization of switched-capacitor DC-DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 841–851, Mar. 2008.
- [18] C. Schaeff and J. T. Stauth, "A highly integrated series-parallel switched-capacitor converter with 12 V input and quasi-resonant voltage-mode regulation," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 2, pp. 456–464, Jun. 2018.
- [19] S. R. Pasternak, M. H. Kiani, J. S. Rentmeister, and J. T. Stauth, "Modeling and performance limits of switched-capacitor DC-DC converters capable of resonant operation with a single inductor," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 4, pp. 1746–1760, Dec. 2017.
- [20] D. H. Wolaver, "Fundamental study of DC to DC conversion systems," Ph.D. dissertation, Electron. Syst. Lab., Massachusetts Inst. Technol., Cambridge, MA, USA, 1969. [Online]. Available: <https://dspace.mit.edu/handle/1721.1/13632>
- [21] M. D. Seeman, "A design methodology for switched-capacitor DC-DC converters," Ph.D. dissertation, EECS Dept., Univ. California, Berkeley, CA, USA, May 2009. [Online]. Available: <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2009/EECS-2009-78.html>
- [22] M. Mark, "Powering mm-size wireless implants for brain-machine interfaces," Ph.D. dissertation, EECS Dept., Univ. California, Berkeley, CA, USA, Dec. 2011. [Online]. Available: <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-130.html>

[23] S. Martel and W. Andre, "Embedding a wireless transmitter within the space and power constraints of an electronic untethered microrobot," in *Proc. Joint IEEE North-East Workshop Circuits Syst. TAISA Conf.*, Jun. 2009, pp. 1–4.

[24] J. T. Stauth, M. D. Seeman, and K. Kesarwani, "Resonant switched-capacitor converters for sub-module distributed photovoltaic power management," *IEEE Trans. Power Electron.*, vol. 28, no. 3, pp. 1189–1198, Mar. 2013.



Benjamin L. Dobbins (Member, IEEE) received the A.B. and B.E. degrees in engineering from Dartmouth College, Hanover, NH, USA, in 2018, with a focus on both analog and digital circuit design, where he is currently pursuing the M.S. degree with the Thayer School of Engineering, exploring the practical challenges of mixed-signal instrumentation and operation of switched-capacitor-based power converters.



Yanqiao Li (Graduate Student Member, IEEE) received the Bachelor of Engineering degree from the University of Electronic Science and Technology of China (UESTC), Chengdu, Sichuan, China, in 2016 and the M.S. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2018. He is currently pursuing the Ph.D. degree with the Thayer School of Engineering, Dartmouth College, Hanover, NH, USA.

He is working in integrated circuits that leverage hybrid and switched-capacitor dc–dc converters for low-power, high-voltage applications.



Jason T. Stauth (Member, IEEE) received the M.S. and Ph.D. degrees from the University of California at Berkeley, Berkeley, CA, USA, in 2006 and 2008, respectively.

He is currently an Associate Professor at Thayer School of Engineering, Dartmouth College, Hanover, NH, USA.

Dr. Stauth is a member of the ISSCC Technical Program Committee (Power Management Subcommittee) and the CICC Technical Program Committee. He received the National Science Foundation CAREER Award in 2016. He serves as an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS (TPEL), the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS (JESTPE), and IEEE SOLID-STATE CIRCUITS LETTERS (SSCL).