

A TCAD Simulation Study of Three-Independent-Gate Field-Effect Transistors at the 10-nm Node

Patsy Cadareanu¹ and Pierre-Emmanuel Gaillardon¹, *Senior Member, IEEE*

Abstract—Three-independent-gate FETs (TIGFETs) are Schottky-barrier-based devices, which can be reconfigured to be either n- or p-type allowing for innovative compact logic gate implementations. In this article, we present an aggressively scaled 10-nm gate-all-around silicon-germanium nanowire TIGFET device evaluated with Synopsys Sentaurus Poisson-based Technology Computer-Aided Design (TCAD) simulations at a 0.7-V nominal supply voltage as typically used at this technology node. The operation of the TIGFET device is described in detail, with particular care given to the majority current contributions for each operating mode. When considering a silicon-germanium channel, the maximum TCAD-simulated current drive is 880.20 and 806.58 $\mu\text{A}/\mu\text{m}$ for n- and p-type operation, respectively, thus making TIGFET devices competitive with FinFET technology at the 10-nm node. These simulations are verified using device physics calculations. Further simulations of the carrier densities for each of the TIGFET-operating configurations are performed to confirm that the simulated device is operating as intended.

Index Terms—Reconfigurable transistors, silicon nanowire transistor, silicon-germanium nanowire transistor, Technology Computer-Aided Design (TCAD) simulations, three-independent-gate FETs (TIGFETs).

I. INTRODUCTION

THE conventional drive in the semiconductor industry has been based on the improvement of device performance and the scaling of these devices, as exemplified by Moore's scaling "law," which pushes for the doubling of transistors in a given integrated circuit every two years. However, as the physical sizing limits of contemporary manufacturable transistors are being reached, Moore's law is coming to an end and innovations on standard MOSFET such as the trigate FinFET are necessary to extend these devices to the sub-5-nm node. Examples of such innovations include the use of novel geometries (gate-all-around designs [1]), nonplanar device structures such as carbon nanotubes [2], high-mobility channel

materials (strained silicon-germanium [3], and 2-D materials [4] such as graphene [5] and molybdenum disulfide [6]), and high- κ dielectrics [7]. Although effective, all of these innovations have generally been used to extend the standard FinFET technology. Of greater interest are completely novel technologies (which can be combined with any or multiple of the ideas listed above) with exciting switching characteristics such as tunneling FETs [8], ferroelectric FETs [9], and spintronics-based devices [10], all of which have been demonstrated for applications in both logic and memory. Our focus is on a similarly novel-switching device, which doubles as a dopant-free technology solution.

Standard FETs are made from semiconductors which have ambipolarity in their carriers. This means that the conduction of holes and electrons occurs simultaneously in these devices and so doping is required to select whether the device conducts primarily holes (as in a p-type device) or electrons (as in an n-type device). However, doping at the 10-nm node and below is becoming increasingly uncontrollable and undesirable [11]. Rather, by exploiting this ambipolar property of semiconductors instead of suppressing it, we can create reconfigurable devices that have the capability to alternate between n- and p-type behaviors after fabrication. Devices built based on this principle bring an additional boost to scaling because of their ability to enhance system functionality by simplifying logic gate implementations [12], [13].

Reconfigurable FETs (RFETs) have been demonstrated using silicon [14], germanium [15], and 2-D channel materials including graphene [16], molybdenum ditelluride [17], and tungsten diselenide [18]. The three independent-gate FET (TIGFET) is an experimentally demonstrated multiple independent-gate reconfigurable device [14], [19] whose dual-switching ability originates from electrostatic modulation of Schottky barriers at the source and drain contacts using additional gate terminals called polarity gates (PG). This work focuses on simulations based on TIGFET devices composed of silicon and silicon-germanium materials.

This article introduces TCAD simulations performed using Synopsys Sentaurus [20] for 10-nm-gate TIGFET silicon nanowire [21] and silicon-germanium nanowire devices. These device simulations are designed using the industry standard supply voltage V_{DD} of 0.7 V so as to verify their potential for integration alongside contemporary devices [22]. Using

Manuscript received January 4, 2021; revised April 6, 2021 and May 30, 2021; accepted June 9, 2021. This work was supported in part by the NSF Career Award under Grant 1751064 and in part by Semiconductor Research Corporation (SRC) under Contract 2018-IN-2834. The review of this article was arranged by Editor E. Gnani. (Corresponding author: Patsy Cadareanu.)

The authors are with the Laboratory for NanoIntegrated Systems (LNIS), The University of Utah, Salt Lake City, UT 84112 USA (e-mail: patsy.cadareanu@utah.edu).

Digital Object Identifier 10.1109/TED.2021.3089671




Fig. 1. Structure of the designed device with 10 nm gate lengths and gate spacings. The total channel length is 50 nm.

the industry standard supply voltage also allows for a fair assessment of TIGFET device performance at the 10-nm node. The maximum TCAD-simulated current drive for the silicon nanowire design at the 0.7-V supply voltage is 115.63 and 108.02 $\mu\text{A}/\mu\text{m}$ for n- and p-type operation, respectively. To boost the current drive of the TIGFET devices while maintaining the low supply voltage, a silicon–germanium nanowire was simulated. This current boost is enabled by the increased effective mobility of the silicon–germanium carriers and the strain added to the lattice by the introduction of the germanium atoms [3]. This resulted in current drives of 880.20 $\mu\text{A}/\mu\text{m}$ for n-type operation and 806.58 $\mu\text{A}/\mu\text{m}$ for p-type operation, which are approximately 8 $\times$ higher than the current drives in the silicon nanowire simulations. The trade-off is that the silicon nanowire configuration is able to achieve extremely low off current I_{OFF} thanks to the cut-off provided by the Schottky barrier, whereas the silicon–germanium nanowire configuration has slightly higher I_{OFF} values. Our silicon–germanium nanowire TIGFET is competitive with contemporary FinFET technology, which has similar ON and OFF currents to those seen in our simulations [22].

The rest of this article is organized as follows: Section II discusses the operation and theory of the TIGFET device; Section III provides an overview of the TCAD simulations for the silicon nanowire device and discusses the validity of the results using device physics calculations and carrier density simulations; Section IV introduces a silicon–germanium nanowire TIGFET simulation for higher current drive; finally, Section V discusses the significance of and contribution provided by this work.

II. TIGFET OPERATION

A. Device Overview

A TIGFET device requires a channel made of a semiconductor material, metallic source and drain contacts, and three gate electrodes: the control gate (CG) and two symmetric PGs at the source and drain to act as electrostatic doping means at the Schottky barrier interfaces. The device structure is illustrated in Fig. 1.

Though aggressive, the 10-nm gate spacings are viable as previously reported TIGFET fabrication routes have relied heavily on self-aligned gating techniques [14].

The standard fabrication process for a TIGFET device is compatible with modern silicon FinFET processes. The fabrication for a device similar to the one simulated in this study would include nanowire formation by a deep reactive ion etch (DRIE) Bosch process (note that this can be modified for a multiple-nanowire stack as seen in [14]), PG patterning, and self-aligned CG patterning, all of which are steps commonly used in standard silicon processing. Repeated oxidation and etching have been previously used in RFETs to round and thin the nanowire, and the addition of omega-shaped top gate stacks using titanium, titanium-nitride, and platinum has been shown to cause strain leading to elevated carrier mobility [15]. After the gates have been formed, nitride spacers are used for isolation and a nickel layer is deposited, patterned, and annealed to form nickel silicide (NiSi) contacts at the source, drain, and gate contacts. This top-down process enables large-scale fabrication concurrent to standard FinFET processing with no transfer procedures required. Further details with regard to TIGFET device fabrication can be found in [14], [15], and [18].

Standard reconfigurable devices are capable only of device polarity reconfiguration based on the applied PG bias [14], whereas TIGFETs have demonstrated two additional operation modes: the dynamic control of the threshold voltage [19], and the dynamic control of the subthreshold slope beyond the thermal limit [23]. Nevertheless, this work focuses only on the polarity reconfiguration aspect of TIGFETs.

Fig. 2(a) shows a band diagram of combined n- and p-type operation at equilibrium assuming both PGs are set to the same values. As seen in the band diagrams, the chosen PG voltages determine which carriers will dominate in the channel: if the PGs are increased to the supply voltage (V_{DD}), the device will be n-type (electron) carrier-dominated, as seen in Fig. 2(b) and (c), whereas if the PGs are grounded (0 V), the device will be p-type (hole) carrier-dominated, as seen in Fig. 2(d) and (e). The state of the CG determines whether the selected carriers will pass through, thus effectively turning the device ON or OFF. Note that both n- and p-type carriers are allowed through to form the channel if the CG polarity is at the same drive as the PG polarities, as seen in Fig. 2(c) and (d).

B. Circuit Design Benefits of the TIGFET

TIGFETs are functionality enhanced devices at the circuit level and provide multiple benefits because of their elevated switching capabilities and compact gate designs. This is because of a single TIGFET's ability to emulate two series transistors, as seen in Fig. 3. The resulting compact logic gates include a two-input NAND from three TIGFET devices [Fig. 3(b)] instead of four CMOS devices, and a three-input XOR from four TIGFET devices [Fig. 3(c)] instead of 12 CMOS devices. Fig. 3(c) shows that a two-input XOR, three-input XOR, and three-input majority gate can all be made from the same four TIGFET transistors by adjusting the terminal voltages [13]. Another circuit improvement is the increased switching speed of the gates when compared to a CMOS inverter of the same technology because of fewer series transistors being required to implement the same logic functions. This results in potential improvements in not only




Fig. 2. (a) Band diagram assuming the same bias for both PGs (pink lines correspond to n-type operation, $V_{PG} = V_{DD}$; blue bands correspond to p-type operation, $V_{PG} = 0$ V) at equilibrium (no V_{GS} applied). (b) For the n-configuration, when $V_{CG} = 0$ V the OFF condition occurs, blocking the electron-carrier flow. (c) For the n-configuration, when $V_{CG} = V_{DD}$ the ON condition occurs, allowing the electron-carrier flow. (d) For the p-configuration, when $V_{CG} = 0$ V the ON condition occurs, allowing the hole-carrier flow. (e) For the p-configuration, when $V_{CG} = V_{DD}$ the OFF condition occurs, blocking the hole-carrier flow.

delay but also power consumption [24]. Thus, TIGFET-based logic gates require fewer transistors than their CMOS counterpart, and are overall more expression rich and efficient at the circuit level.

C. Current Transport Calculations

The two primary forms of current transport at a metal semiconductor junction (that is, a Schottky barrier) are thermionic emission (TE) and field emission (FE). The former refers to thermal transport where only carriers with energy greater than the potential barrier seen at the barrier height (ϕ_B) can make it into the channel and contribute to the ON-current. The latter refers to carriers being able to tunnel through the potential barrier into the channel. Other less significant current transport into the channel can be caused by diffusion of majority carriers into the space charge region, recombination in the space charge region, and minority carrier injection from metal to semiconductor [25].

In this article, we consider a simplified approximation of the current drive. A more thorough analytical solution for TIGFET current conduction is seen in [26]. Our solution assumes the operating temperature to be 300 K and ignores extreme temperature effects, although an increased temperature implies increased thermal emission because of the presence of more excited carriers. Fixed charges or charged traps are presumed negligible in comparison to the effects expected from the voltage drops from the gate voltage (V_G) and source-to-drain voltage (V_{DS}).

To start, we calculate the barrier height during the OFF-state (ϕ_{Bp0}) as follows:

$$\phi_{Bp0} = E_g - q(\phi_m - \chi). \quad (1)$$

Next, for the TE-based solution, we take into account the image-force lowering potential

$$\Delta\phi_p = \sqrt{\frac{q \cdot \vec{E}_{TE}}{4\pi \cdot \epsilon_s}} \quad (2)$$

where $\vec{E}_{TE}$ is the maximum TE-limited electric field, so that the effective barrier height for the TE solution becomes

$$\phi_{Bp-TE} = \phi_{Bp0} - \Delta\phi_p + \phi_t. \quad (3)$$

The Schottky barrier thickness during this OFF-state operation is too large for significant tunneling, thus the primary current transport method in the OFF-state is TE [27]. This means that only the carriers with enough energy to exceed the potential barrier will enter the channel and contribute to the device current drive. The equation for the current drive assuming TE is

$$J_{TE} = \left(\frac{4\pi \cdot q \cdot m^{*2}}{h^3} \right) \cdot T^2 \cdot \exp\left(\frac{-q \cdot \phi_{Bp-TE}}{kT} \right) \cdot \exp\left(\frac{-q \cdot V_{APP}}{kT} \right) \quad (4)$$

which requires first solving for the maximum electric field, $\vec{E}_{TE} = ((q \cdot N_A \cdot W_D)/\epsilon_s)$, and using this to solve for the depletion width $W_D = (((2 \cdot \epsilon_s)/(q \cdot N_A))(\Phi_{bi} - V_{APP} - ((2 \cdot kT)/q)))^{1/2}$. The applied voltage is $V_{APP} = a \cdot V_G + b \cdot V_{DS}$, where a and b are coupling factors used to resolve the fact that these two external sources do not contribute equally to band-bending [28].

If we consider an applied gate bias as when the Schottky junctions are in the ON-state, however, there is enough band bending to change the barrier heights. This diffusion potential, V_{eff} , is equal to the change in the flatband voltage, V_{FB} , and refers to the upward bending of the energy bands

$$V_{eff} = V_{FB} = (\phi_m - \phi_s). \quad (5)$$

The effective barrier height for the FE-based solution includes gate biasing and does not consider TE-induced barrier-lowering effects

$$\phi_{Bp-FE} = \phi_{Bp0} + V_{eff}. \quad (6)$$

When the applied gate voltage V_G is smaller than the flatband voltage, the conduction band will increase, thus increasing the barrier height and lowering current drive. Meanwhile, with the applied gate voltage increased beyond the flatband voltage, the conduction band will decrease and current drive will increase with the dominant current transport method as TE. As this gate voltage is increased further, the barrier will be thinned and FE tunneling becomes dominant through this barrier. Thus, in ON-state, a TIGFET behaves as a regular Schottky junction device for which FE is the dominant transport mechanism because of the thinning of the barrier with applied gate bias.




Fig. 3. TIGFET equivalent circuit designs for (a) two-input NAND gate, and (b) two-input XOR gate, three-input XOR gate, and three-input MAJ gate.

To mirror our TCAD simulation, in the tunneling scenario, we approximate the barrier as a triangular potential well using the Wentzel–Kramers–Brillouin (WKB) approximation [25]

$$\Theta = \exp\left(\frac{-4}{3} \frac{\sqrt{2 \cdot q \cdot m^*}}{\hbar} \cdot \frac{\phi_{\text{BP-FE}}^{3/2}}{E_{\text{FE}}}\right). \quad (7)$$

The relevant electric field is recalculated as $\vec{E}_{\text{FE}} = (\phi_{\text{BP-FE}}/L)$, where L = the source-to-drain distance, 50 nm. Note that in the tunneling solution, this electric field reflects the local band-bending with its dependence on ϕ_{BP} , so the band-bending is still taken care of.

The tunneling current is then calculated as a product of the carrier charge q , average carrier velocity v_R , and density, where the carrier density consists of the tunneling probability Θ multiplied by the number of available carriers, n

$$J_{\text{FE}} = q \cdot v_R \cdot n \cdot \Theta. \quad (8)$$

We then use the thermionic current drive equation (4), and the tunneling current drive equation (8), to analytically estimate the p-type current drives in a silicon TIGFET operating in different modes assuming a diameter of 10 nm. This is done using the values in Table I. Recall that TE is the primary current transport method during OFF-state operation; thus, we solve the thermionic current drive equation for the OFF-state operation and we get $J_{\text{TE}} = 0.02 \mu\text{A}/\mu\text{m}$. Meanwhile, for ON-state operation, we solve the tunneling current drive equation and we get $J_{\text{FE}} = 302 \mu\text{A}/\mu\text{m}$. Note that these equations calculate the theoretical current limits of a single Schottky barrier.

III. SILICON NANOWIRE SIMULATIONS

A. Simulation Packages

This section develops the assumptions made in the Synopsys Sentaurus TCAD simulations. Synopsys Sentaurus supports the basic and compound semiconductors used in industry, including the silicon and silicon–germanium materials of interest in this work [20]. In this section, we consider the simulation packages necessary for the successful simulation of the TIGFET device. The standard axis-aligned Sentaurus mesh is used, with some added boundaries. Specifically, the refinement window is set to consider the current flow only under the oxide where the channel will be formed, and the standard 0.25-nm-fine cuboid mesh is converted to a mixed-element hybrid mesh to fully encompass the cylindrical nature of the nanowire.

TABLE I
DEVICE PHYSICS ASSUMPTIONS [25]

		Silicon-nanowire	Silicon 70%-Germanium 30%-nanowire
Semiconductor affinity, χ_s	electron	4.05 eV	4.00 eV
Semiconductor bandgap, E_g		1.12 eV	0.997 eV
Semiconductor doping density, N_A		$1 \cdot 10^{16} \text{ cm}^{-3}$	$1 \cdot 10^{14} \text{ cm}^{-3}$
Semiconductor intrinsic concentration, n_i		$9.65 \cdot 10^9 \text{ cm}^{-3}$	$2.4 \cdot 10^{13} \text{ cm}^{-3}$
Semiconductor workfunction, ϕ_s		4.52 eV	4.64 eV
Semiconductor permittivity, ϵ_s		11.9	16
Electron effective tunneling mass, $m_{t,e}^*$		0.126	0.086
Hole effective tunneling mass, $m_{t,h}^*$		0.094	0.045
Metal workfunction, ϕ_m		4.755 eV	4.85 eV

The source and drain contacts are formed using the automatic circuit contact function, which assumes fully silicided ohmic contacts. As explained in Section II-C, the main component to the current flow at the Schottky junctions in OFF-state is thermal conduction, which can be approximated using the Fermi physics package and Schockley–Read–Hall recombination. Both minority and majority carrier bulk mobilities are considered using the Philips unified mobility model, which describes the temperature dependence of the mobility, as well as considers electron–hole scattering, impurity clustering, and screening of ionized impurities by charge carriers [29]. Mobility degradation is considered with respect to the electric field perpendicular to the semiconductor interface using the Enormal package. Bandgap narrowing effects are considered using the Old Slotboom model with additional contributions included with the effective intrinsic density model. To account for band-to-band tunneling (BTBT), which is dominant in the Schottky junctions in ON-state operation, the WKB approximation is used.

Table I contains all the starting assumptions for the simulations that follow.

B. Silicon Nanowire Structure

Similar to demonstrated devices, the Schottky barrier in the TCAD simulations was created by a nickel silicide (NiSi)-to-silicon (Si) contact. NiSi is a midgap metal and can thus provide symmetric switching between n- and p-type carriers. The nanowire configuration was chosen because of its superior electrostatic control over the channel when compared to FinFET technology at the same node [2]. The gate-all-around configuration used in this simulation is standard for nanowire designs [14] and provides increased gate control [1]. A 5-nm hafnium dioxide (HfO_2) layer was used as the gate dielectric; this corresponds to an equivalent oxide thickness (EOT) of approximately 0.8 nm.

Modifications specific to the silicon nanowire structure were made for the purpose of shifting the n- and p-type current

drive symmetry and include elevating the p-type body doping to 10^{16} cm^{-3} and using strained (001) silicon. The latter modification has been used in fabricated RFETs through repeated oxidation steps and omega-shaped gate stacks, and has resulted in a maximum 1.5-GPa compressive lateral strain [30]. The corresponding effective masses used in our simulations are reasonable compared to what is expected sub-50 nm in a typical strained device; these are reported in Table I. To get these values, we modified the effective tunneling masses of standard silicon devices [25] through strain assumptions reported in [31], which show strained silicon has a mobility enhancement of $1.5\text{--}1.7\times$ over unstrained silicon. The Si and NiSi workfunctions are optimized to obtain symmetric switching characteristics [32]; the optimal NiSi workfunction is 4.755 eV, and the corresponding silicon semiconductor workfunction is 4.52 eV; these workfunction values are in the realm of what is physically feasible for NiSi and Si, respectively, [25], [33].

C. Carrier Densities and Conduction Band Energies of the Simulations

The conduction and valence band energies are simulated for each of the operating configurations seen in Fig. 2 to verify that the TIGFET simulation is working as intended. The results are seen in Fig. 4. The current flow interruption at the CG (which corresponds to a channel distance of $0 \mu\text{m}$) is seen for both n-type (dashed lines) and p-type (solid lines) configurations when the devices are in the OFF states. This matches the theoretical band diagrams in Fig. 2(b)–(e) and confirms that the simulation is functioning as expected. We also note that the conduction band is higher for the p-type configuration, which makes sense because the conduction band is where the p-type carriers are located, and the reverse is true for the n-type carriers in the n-type configuration and the valence band.

D. Silicon Nanowire Simulation Results

Fig. 5 shows the symmetric maximum current drives achieved at the maximum supply drive of $V_{DD} = 0.7 \text{ V}$ for n- and p-configurations. The maximum current drive for n-type operation is $115.63 \mu\text{A}/\mu\text{m}$ and for p-type is $108.02 \mu\text{A}/\mu\text{m}$. Thanks to the Schottky barrier cutoff, I_{OFF} is extremely low at 4.1 and $1.6 \text{ nA}/\mu\text{m}$ for n- and p-type operation, respectively. The 6% asymmetry between n- and p-type operation seen in this simulation is an improvement over the previously published 22-nm TIGFET circuit model [19], which exhibited approximately 10% asymmetry.

The maximum calculated current drive from Section II-B of $302 \mu\text{A}/\mu\text{m}$ is approximately $2\times$ the simulated maximum current drive for these devices. This difference is because of the calculation's assumption of a single Schottky barrier, whereas the simulated TIGFET device consists of not one but two Schottky barriers: one at each PG. This means that in a TIGFET the carriers will have to travel further and through more barriers than this equation can account for, and thus their carrier mobility is expected to decrease as well. That said, this




Fig. 4. Conduction (E_C) and valence (E_V) band energies for different configurations. Solid lines reflect p-type in the ON-state showing hole conduction through the channel and in the OFF-state showing blocked current flow. Dashed lines reflect n-type in the ON-state showing electron conduction through the channel and in the OFF-state showing blocked current flow.




Fig. 5. I_{DS} – V_{GS} characteristics of the simulated device at $V_{DD} = 0.7 \text{ V}$. The linear scale results show the maximum ON-current and the log-scale results show the minimum OFF-current; the arrows on the curves point to the corresponding axis.

theoretical solution still provides an estimate that is on the same scale as our simulations which confirms their validity.

For further validation, we consider that the cross section of our simulated nanowire (calculated as $5 \text{ nm}^2 \cdot \pi$) is $4\times$ smaller than the cross section of an RFET fabricated in [14] ($10 \text{ nm}^2 \cdot \pi$), which achieved a maximum current drive of $127 \mu\text{A}/\mu\text{m}$ using a supply voltage of 4 V. Thus, for a cross-sectional area $4\times$ smaller and a supply voltage $5.7\times$ smaller, we were able to achieve similar current drives in our simulations compared to these fabricated devices. We attribute this discrepancy to our assumptions of perfect operating conditions as well as the fact that the device from [14] is volume-wise $28\times$ larger than our simulation so there is significantly more current degradation in the much wider channel. This comparison helps to endorse our simulated approximation of the current drive.

Fig. 6 shows the current drive as a function of drain voltage for the n- and p-configurations.

Symmetric characteristics are seen for both n- and p-type carriers, with the switching centered around




Fig. 6. I_{DS} - V_{DS} characteristics of the simulated silicon nanowire device. Punchthrough effects are seen for the PMOS curves at $V_{SD} = 0, 0.1$ V.

$V_{DS} = 0.3$ V. Saturation is seen for all n-type configuration and punchthrough is seen for the device biased p-type at $V_{SG} = 0$ and 0.1 V. This phenomenon occurs in short-channel devices such as this simulation because of the simulated depletion regions of the source and drain reaching each other during high-bias ON-state operation; this in turn lowers the potential and facilitates current flow near the surface of the device.

IV. HIGHER CURRENT DRIVE SIMULATIONS

A. Silicon-Germanium Nanowire Structure

Next, we consider a 10-nm silicon-germanium nanowire TIGFET TCAD simulation as a higher current alternative to the silicon nanowire. As seen in Table I, the effective masses of both n- and p-type carriers is significantly smaller in silicon-germanium than in silicon, allowing for a higher current drive in transistors built from silicon-germanium. This phenomenon has been exploited extensively in novel devices [3]. Note that a silicon-germanium-based device would require a different metallic contact than NiSi to form the proper Schottky barrier. For simplicity, in these simulations we assume a silicon-germanium nanowire device, which allows for the silicon atoms in the silicon-germanium channel and NiSi metallic regions to interact with each other.

The general structure of the silicon-germanium nanowire device is the same as that of the silicon nanowire design, as seen in Fig. 1. That is, the device is still a gate-all-around nanowire with a 5-nm HfO_2 gate dielectric. The body material is changed from Si to silicon-germanium (SiGe) with a $\text{Si}_{0.70}\text{Ge}_{0.30}$ concentration, as 30% Ge in a SiGe composition results in a sweet spot of heightened hole and electron mobility [34]. The hole mobility is enhanced by a factor of $1.8\times$ and the electron mobility by a factor of $2.2\times$ compared to the silicon mobilities. Using these estimates, we set our electron and hole effective tunneling masses in the SiGe simulation to $0.086m_0$ and $0.045m_0$ respectively. The body doping is p-type and set to 10^{14} cm^{-3} . The metal and semiconducting workfunctions used are 4.85 and 4.64 eV, respectively, and are close to the values used for the silicon model to favor the NiSi-SiGe contact.




Fig. 7. I_{DS} - V_{GS} characteristics of the silicon-germanium nanowire device at $V_{DD} = 0.7$ V. The linear scale results show the maximum ON-current and the log-scale results show the minimum OFF-current; the arrows on the curves point to the corresponding axis.

B. Silicon-Germanium Nanowire Simulation Results

As seen in Fig. 7, the maximum current drive achieved with this simulation is $880.20 \mu\text{A}/\mu\text{m}$ for n-type operation and $806.58 \mu\text{A}/\mu\text{m}$ for p-type operation. The trade-off for the $8\times$ drive current improvement over the silicon-based simulations are off current values of $104.26 \text{ nA}/\mu\text{m}$ for n-type, and $159.12 \text{ nA}/\mu\text{m}$ for p-type operation. Although higher than for our silicon simulation, these are still in the same range as the $30\text{-nA}/\mu\text{m}$ I_{OFF} reported by Intel for their 10-nm FinFET technology [22]. The simulated silicon-germanium nanowire TIGFET current drive is also on the same scale as Intel's reported FinFET technology of $1550 \mu\text{A}/\mu\text{m}$ [22].

V. CONCLUSION

This work presents a TCAD simulation for a silicon nanowire gate-all-around TIGFET device with an aggressively scaled 10-nm gate length and gate spacings. A similarly structured novel 10-nm-gate silicon-germanium-based TIGFET simulation is also presented as a solution for designs requiring higher current drive. The supply voltage used in these simulations is the industry standard of 0.7 V to allow for a fair comparison to contemporary 10-nm node FinFET designs which are run at this voltage. The real benefit to TIGFET devices is through their ability for smart circuit designs, which use fewer transistors for the same logic gates as the equivalent FinFET designs. This article has established that the TIGFET is a promising alternative device at the 10-nm node, especially when considering their circuit benefits. The maximum current drives extracted from the resulting I - V characteristics match up well with device physics calculations for the expected Schottky barrier current drive. The silicon nanowire design resulted in extremely low I_{OFF} values thanks to the Schottky barrier cut-off. The silicon-germanium nanowire had slightly higher I_{OFF} values because of the higher mobility of the active carriers, a trade-off for the $8\times$ higher current drive. The silicon nanowire device would work well in applications requiring low I_{OFF} , where high I_{ON} is not as important as in low-power applications, and the silicon-germanium nanowire

device would fare well as an alternative or supplement to contemporary FinFET devices.

REFERENCES

- [1] N. Singh *et al.*, "High-performance fully depleted silicon nanowire (diameter ≤ 5 nm) gate-all-around CMOS devices," *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 383–386, May 2006, doi: [10.1109/LED.2006.873381](https://doi.org/10.1109/LED.2006.873381).
- [2] A. D. Franklin *et al.*, "Sub-10 nm carbon nanotube transistor," *Nano Lett.*, vol. 12, no. 2, pp. 758–762, Feb. 2012, doi: [10.1021/nl203701g](https://doi.org/10.1021/nl203701g).
- [3] M. L. Lee, E. A. Fitzgerald, M. T. Bulsara, M. T. Currie, and A. Lochtefeld, "Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors," *J. Appl. Phys.*, vol. 97, no. 1, Jan. 2005, Art. no. 011101, doi: [10.1063/1.1819976](https://doi.org/10.1063/1.1819976).
- [4] W. Cao, J. Kang, D. Sarkar, W. Liu, and K. Banerjee, "2D semiconductor FETs—Projections and design for sub-10 nm VLSI," *IEEE Trans. Electron Devices*, vol. 62, no. 11, pp. 3459–3469, Nov. 2015, doi: [10.1109/TED.2015.2443039](https://doi.org/10.1109/TED.2015.2443039).
- [5] F. Schwierz, "Graphene transistors," *Nature Nanotechnol.*, vol. 5, no. 7, pp. 487–496, Jul. 2010, doi: [10.1038/nnano.2010.89](https://doi.org/10.1038/nnano.2010.89).
- [6] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, "Single-layer MoS₂ transistors," *Nature Nanotechnol.*, vol. 6, no. 3, pp. 147–150, Mar. 2011, doi: [10.1038/nnano.2010.279](https://doi.org/10.1038/nnano.2010.279).
- [7] M. Bohr, R. Chau, T. Ghani, and K. Mistry, "The high- κ solution," *IEEE Spectr.*, vol. 44, no. 10, pp. 29–35, Oct. 2007, doi: [10.1109/MSPEC.2007.4337663](https://doi.org/10.1109/MSPEC.2007.4337663).
- [8] S. Datta, H. Liu, and V. Narayanan, "Tunnel FET technology: A reliability perspective," *Microelectron. Rel.*, vol. 54, no. 5, pp. 861–874, May 2014, doi: [10.1016/j.microrel.2014.02.002](https://doi.org/10.1016/j.microrel.2014.02.002).
- [9] A. Aziz *et al.*, "Computing with ferroelectric fets: Devices, models, systems, and applications," *DATE*, 2018, pp. 1289–1298, doi: [10.23919/DATE.2018.8342213](https://doi.org/10.23919/DATE.2018.8342213).
- [10] J. Grollier, D. Querlioz, and M. D. Stiles, "Spintronic nanodevices for bioinspired computing," *Proc. IEEE*, vol. 104, no. 10, pp. 2024–2039, Oct. 2016, doi: [10.1109/JPROC.2016.2597152](https://doi.org/10.1109/JPROC.2016.2597152).
- [11] Y. Li, C. H. Hwang, and T. Y. Li, "Random-dopant-induced variability in nano-CMOS devices and digital circuits," *IEEE Trans. Electron Devices*, vol. 56, no. 8, pp. 1588–1597, Aug. 2009, doi: [10.1109/TED.2009.2022692](https://doi.org/10.1109/TED.2009.2022692).
- [12] S. Rai *et al.*, "Emerging reconfigurable nanotechnologies: Can they support future electronics?" in *Proc. Int. Conf. Comput.-Aided Design*, Nov. 2018, p. 13, doi: [10.1145/3240765.3243472](https://doi.org/10.1145/3240765.3243472).
- [13] J. Romero-González and P.-E. Gaillardon, "An efficient adder architecture with three-independent-gate field-effect transistors," in *Proc. IEEE Int. Conf. Rebooting Comput. (ICRC)*, Nov. 2018, pp. 1–8, doi: [10.1109/ICRC.2018.8638608](https://doi.org/10.1109/ICRC.2018.8638608).
- [14] M. De Marchi *et al.*, "Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs," in *IEDM Tech. Dig.*, Dec. 2012, vol. 8, no. 4, pp. 1–4, doi: [10.1109/IEDM.2012.6479004](https://doi.org/10.1109/IEDM.2012.6479004).
- [15] J. Trommer *et al.*, "Enabling energy efficiency and polarity control in germanium nanowire transistors by individually gated nanojunctions," *ACS Nano*, vol. 11, no. 2, pp. 1704–1711, Feb. 2017, doi: [10.1021/acsnano.6b07531](https://doi.org/10.1021/acsnano.6b07531).
- [16] H. Yang *et al.*, "Graphene barristor, a triode device with a gate-controlled Schottky barrier," *Science*, vol. 336, no. 6085, pp. 1140–1143, Jun. 2012, doi: [10.1126/science.1220527](https://doi.org/10.1126/science.1220527).
- [17] S. Nakaharai, M. Yamamoto, K. Ueno, Y.-F. Lin, S.-L. Li, and K. Tsukagoshi, "Electrostatically reversible polarity of ambipolar α -MoTe₂ transistors," *ACS Nano*, vol. 9, no. 6, pp. 5976–5983, Jun. 2015, doi: [10.1021/acsnano.5b00736](https://doi.org/10.1021/acsnano.5b00736).
- [18] G. V. Resta *et al.*, "Doping-free complementary logic gates enabled by two-dimensional polarity-controllable transistors," *ACS Nano*, vol. 12, no. 7, pp. 7039–7047, Jul. 2018, doi: [10.1021/acsnano.8b02739](https://doi.org/10.1021/acsnano.8b02739).
- [19] J. Zhang, X. Tang, P.-E. Gaillardon, and G. De Micheli, "Configurable circuits featuring dual-threshold-voltage design with three-independent-gate silicon nanowire FETs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 10, pp. 2851–2861, Oct. 2014, doi: [10.1109/TCSI.2014.2333675](https://doi.org/10.1109/TCSI.2014.2333675).
- [20] *Sentaurus TCAD (Version 2019.03) Manuals*, Synopsys Inc., Mountain View, CA, USA, 2013.
- [21] P. Cadareanu and P.-E. Gaillardon, "Nanoscale three-independent-gate transistors: Geometric TCAD simulations at the 10 nm-node," in *Proc. IEEE 14th Nanotechnol. Mater. Devices Conf. (NMDC)*, Oct. 2019, pp. 1–4, doi: [10.1109/NMDC47361.2019.9084015](https://doi.org/10.1109/NMDC47361.2019.9084015).
- [22] C. Auth *et al.*, "A 10 nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects," in *IEDM Tech. Dig.*, Dec. 2017, vol. 29, no. 1, pp. 1–4, doi: [10.1109/IEDM.2017.8268472](https://doi.org/10.1109/IEDM.2017.8268472).
- [23] J. Zhang, M. De Marchi, P.-E. Gaillardon, and G. De Micheli, "A Schottky-barrier silicon FinFET with 6.0 mV/dec subthreshold slope over 5 decades of current," in *IEDM Tech. Dig.*, Dec. 2014, pp. 339–342, doi: [10.1109/IEDM.2014.7047045](https://doi.org/10.1109/IEDM.2014.7047045).
- [24] T. Mikolajick, A. Heinzig, J. Trommer, T. Baldauf, and W. M. Weber, "The RFET: A reconfigurable nanowire transistor and its application to novel electronic circuits and systems," *Semicond. Sci. Technol.*, vol. 32, no. 4, 2017, Art. no. 043001, doi: [10.1088/1361-6641/aa5581](https://doi.org/10.1088/1361-6641/aa5581).
- [25] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. New York, NY, USA: Wiley, 2006, doi: [10.1007/978-3-319-97604-4](https://doi.org/10.1007/978-3-319-97604-4).
- [26] J. Zhang, P.-E. Gaillardon, and G. De Micheli, "A surface potential and current model for polarity-controllable silicon nanowire FETs," in *Proc. ESSDERC*, Sep. 2015, pp. 48–51, doi: [10.1109/ESSDERC.2015.7324710](https://doi.org/10.1109/ESSDERC.2015.7324710).
- [27] J. Knoch, M. Zhang, J. Appenzeller, and S. Mantl, "Physics of ultrathin-body silicon-on-insulator Schottky-barrier field-effect transistors," *Appl. Phys. A, Solids Surf.*, vol. 87, no. 3, pp. 351–357, Mar. 2007, doi: [10.1007/s00339-007-3868-1](https://doi.org/10.1007/s00339-007-3868-1).
- [28] J. Beister, A. Wachowiak, A. Heinzig, J. Trommer, T. Mikolajick, and W. M. Weber, "Temperature dependent switching behaviour of nickel silicided undoped silicon nanowire devices," *Phys. Status Solidi C*, vol. 11, nos. 11–12, pp. 1611–1617, Nov. 2014, doi: [10.1002/pssc.201400055](https://doi.org/10.1002/pssc.201400055).
- [29] D. Klaassen, "A unified mobility model for device simulation—I. Model equations and concentration dependence," *Solid-State Electron.*, vol. 35, no. 7, pp. 953–959, 1992, doi: [10.1016/0038-1101\(92\)90325-7](https://doi.org/10.1016/0038-1101(92)90325-7).
- [30] M. Simon *et al.*, "A wired-AND transistor: Polarity controllable FET with multiple inputs," *DRC*, Jun. 2018, pp. 1–2, doi: [10.1109/DRC.2018.8442159](https://doi.org/10.1109/DRC.2018.8442159).
- [31] H. M. Nayfeh, C. W. Leitz, A. J. Pitera, E. A. Fitzgerald, J. L. Hoyt, and D. A. Antoniadis, "Influence of high channel doping on the inversion layer electron mobility in strained silicon n-MOSFETs," *IEEE Electron Device Lett.*, vol. 24, no. 4, pp. 248–250, Apr. 2003, doi: [10.1109/LED.2003.810885](https://doi.org/10.1109/LED.2003.810885).
- [32] C. Navarro, S. Barraud, S. Martinie, J. Lacord, M.-A. Jaud, and M. Vinet, "Reconfigurable field effect transistor for advanced CMOS: Advantages and limitations," *Solid-State Electron.*, vol. 128, pp. 155–162, Feb. 2017, doi: [10.1016/j.sse.2016.10.027](https://doi.org/10.1016/j.sse.2016.10.027).
- [33] B. Julies, D. Knoesen, R. Pretorius, and D. Adams, "A study of the NiSi to NiSi₂ transition in the Ni–Si binary system," *Thin Solid Films*, vol. 10, nos. 1–2, pp. 201–207, 1999, doi: [10.1016/S0040-6090\(99\)00004-8](https://doi.org/10.1016/S0040-6090(99)00004-8).
- [34] T. Pesic-Brdanin and B. Dokic, "Strained silicon layer in CMOS technology," *Electronics*, vol. 18, no. 2, pp. 63–69, 2014, doi: [10.7251/ELS1418063P](https://doi.org/10.7251/ELS1418063P).