

PAPER

Analysis of Schottky barrier heights and reduced Fermi-level pinning in monolayer CVD-grown MoS₂ field-effect-transistors

To cite this article: Jing Xie *et al* 2022 *Nanotechnology* **33** 225702

View the [article online](#) for updates and enhancements.

You may also like

- [Modification of the structural and electrical properties of graphene layers by Pt adsorbates](#)
M Waqas Iqbal, M Zahir Iqbal, M Farooq Khan *et al.*
- [Electronic devices fabricated on mist-CVD-grown oxide semiconductors and their applications](#)
Giang T. Dang, Martin W. Allen, Mamoru Furuta *et al.*
- [A strategic review of recent progress, prospects and challenges of MoS₂-based photodetectors](#)
Riya Wadhwa, Abhay V Agrawal and Mukesh Kumar



The Electrochemical Society
Advancing solid state & electrochemical science & technology

242nd ECS Meeting

Oct 9 – 13, 2022 • Atlanta, GA, US

Abstract submission deadline: **April 8, 2022**

Connect. Engage. Champion. Empower. Accelerate.

MOVE SCIENCE FORWARD



Submit your abstract



Analysis of Schottky barrier heights and reduced Fermi-level pinning in monolayer CVD-grown MoS₂ field-effect-transistors

Jing Xie¹, Naim Md Patoary¹, Guantong Zhou¹, Mohammed Yasir Sayyad², Sefaattin Tongay² and Ivan Sanchez Esqueda¹ 

¹Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, 85281, United States of America

²School for Engineering of Matter, Transport & Energy, Arizona State University, Tempe, AZ, 85281, United States of America

E-mail: isesqueda@asu.edu

Received 16 December 2021, revised 10 February 2022

Accepted for publication 16 February 2022

Published 8 March 2022



Abstract

Chemical vapor deposition (CVD)-grown monolayer (ML) molybdenum disulfide (MoS₂) is a promising material for next-generation integrated electronic systems due to its capability of high-throughput synthesis and compatibility with wafer-scale fabrication. Several studies have described the importance of Schottky barriers in analyzing the transport properties and electrical characteristics of MoS₂ field-effect-transistors (FETs) with metal contacts. However, the analysis is typically limited to single devices constructed from exfoliated flakes and should be verified for large-area fabrication methods. In this paper, CVD-grown ML MoS₂ was utilized to fabricate large-area (1 cm × 1 cm) FET arrays. Two different types of metal contacts (i.e. Cr/Au and Ti/Au) were used to analyze the temperature-dependent electrical characteristics of ML MoS₂ FETs and their corresponding Schottky barrier characteristics. Statistical analysis provides new insight about the properties of metal contacts on CVD-grown MoS₂ compared to exfoliated samples. Reduced Schottky barrier heights (SBH) are obtained compared to exfoliated flakes, attributed to a defect-induced enhancement in metallization of CVD-grown samples. Moreover, the dependence of SBH on metal work function indicates a reduction in Fermi level pinning compared to exfoliated flakes, moving towards the Schottky–Mott limit. Optical characterization reveals higher defect concentrations in CVD-grown samples supporting a defect-induced metallization enhancement effect consistent with the electrical SBH experiments.

Supplementary material for this article is available [online](#)

Keywords: molybdenum disulfide, MoS₂, transition metal dichalcogenides, monolayer, FET, Schottky barrier, Fermi-level pinning

(Some figures may appear in colour only in the online journal)

Introduction

The emergence of graphene, transition metal dichalcogenides (TMD), black phosphorus, and other 2D materials has advanced basic research of monolayer (ML) crystals and has led to significant efforts towards their application in next-generation nanoscale electronic devices [1–8]. Molybdenum disulfide (MoS₂) is one of the most extensively studied TMD

semiconductors for use as the active channel material in field-effect transistors (FETs). In addition to having a bandgap, MoS₂ provides unique properties to achieve good electrostatic control and charge transport in FETs at the scaling limit. MoS₂ FETs have been investigated using mechanically exfoliated flakes as well as CVD-grown thin films. Several studies with exfoliated MoS₂ flakes have discussed the significant role of metal contacts (i.e. the metal–semiconductor junction) on FET operation and




Figure 1. High-yield large-area fabrication process for ML MoS₂ FETs (see Methods in main text).

performance [9–13]. For example, Liu *et al* reported the properties of Ti contacts on exfoliated ML MoS₂, and discussed the importance of Schottky barriers in analyzing device performance [11]. Das *et al* studied the performance of FETs with different metal contacts on multilayered (e.g. 10 nm thick) exfoliated MoS₂ flakes [12]. They explained how the alignment of the Fermi level in the metal contacts with the bottom of the conduction band in the MoS₂ channel reduces the Schottky barrier height (SBH) enabling easier injection of carriers and improvements in on-state current. Moreover, the thickness-dependent and temperature-dependent transport properties in mechanically exfoliated ML and multilayer MoS₂ FETs were also explored extensively [14–18].

Those studies based on exfoliated flakes have demonstrated the potential of MoS₂, but large-area methods for ML MoS₂ are needed for practical and scalable integrated technologies. Thus, CVD-grown MoS₂ coupled with conventional photolithographic patterning techniques must pave the way for more practical applications. Recently, Kwon *et al* pointed out the lack of reports for conventional photolithographic patterning of large-area ML MoS₂ and presented a study of CVD-grown ML MoS₂ FETs [19]. Similarly, Zhang *et al* synthesized and transferred CVD-grown MoS₂ to fabricate and study FETs as a function of number of layers in the MoS₂ channel [20]. In another recent study, Xu *et al* presented results on large arrays of CVD-grown MoS₂ top-gated FETs and compared two-probe versus four-probe measurements of transport parameters [21]. These studies presented statistical analysis of CVD-grown ML MoS₂ FET parameters with histograms of threshold voltage [19–21], mobility [20, 21], and gate hysteresis [19], but did not analyze the effects of Schottky barriers at the contacts as done in previous studies of FETs with exfoliated MoS₂.

In this paper we present an examination of metal contacts on CVD-grown ML MoS₂ by electrical measurements of large FET arrays. Specifically, two large FET arrays with different source/drain metal contacts (Cr/Au and Ti/Au) were fabricated (via large-area photolithography methods) and tested. SBH were extracted based on thermionic emission theory for 2D semiconductors using temperature dependent measurements. Statistically significant extractions reveal a reduction in SBH for CVD-grown ML MoS₂ compared to values extracted from FETs with exfoliated flakes. This reduction in SBH is attributed to an enhancement in the metallization of MoS₂ by hybridization between S and the metal atoms (e.g. Ti) compared to exfoliated flakes due to a larger number of defects in CVD-grown samples [11]. Moreover, the dependence of SBH (Φ_{SB}) on the metal work function (Φ_M) indicates a reduction in Fermi level pinning (FLP) for CVD-grown samples compared to exfoliated ML MoS₂. The FLP factor ($S = |d\Phi_{SB}/d\Phi_M|$) extracted for CVD-grown samples ($S \approx 0.5$) is larger than those reported for exfoliated flakes ($S \approx 0.1$) and closer to the ideal Schottky–Mott limit ($S = 1$). Optical characterization (Raman spectroscopy) indicates a larger concentration of defects in our CVD-grown ML MoS₂ samples compared to exfoliated flakes supporting a defect-induced enhancement in the coupling between the electrodes and the channel consistent with our electrical analysis of SBH.

Methods

The fabrication of large-area ML MoS₂ FET arrays is illustrated in figure 1. Because of weak van der Waals (vdW) interaction between the substrate and the 2D material

monolayer, a strategy is needed to prevent the monolayer from peeling off, which is typically caused by a stronger cross-linking interaction between photoresist and 2D materials after the post-exposure bake in the lithography process. For example, Theofanopoulos *et al* utilized a 30 nm titanium film as sacrificial layer to protect graphene from peeling off during fabrication of devices [22]. In this work we used a PMMA sacrificial layer to prevent peeling of the 2D material monolayer during photolithography processing. A 1 cm-by-1 cm CVD-grown ML MoS₂ on 300 nm SiO₂/Si (figure 1(a)) was ordered from SixCarbon Technology (Shenzhen) and processed directly on the original substrate. A thin PMMA layer (5000 rpm for 30 s; 100 °C for 1 min) and negative photoresist (LOR3A, 5000 rpm for 30 s, 180 °C for 2 min; AZ5214, 4000 rpm for 30 s, 95 °C for 90 s) were spun coat on top. Then, the photomask for patterning the channel regions and aligners were positioned over the substrate. After UV light exposure and post-exposure bake (50 mJ cm⁻², 115 °C for 60 s; flood exposure: 150 mJ cm⁻², no bake) the negative photoresist was developed by 300MIF for 1 min. After developing, the photomask pattern was transferred into the negative photoresist as shown in figure 1(b). Dry etching was then used to remove the unmasked regions (SF₆: 20 sccm, Ar: 5 sccm, 10 mTorr, 75 W for 2 min), as shown in figure 1(c). Next, the negative photoresist and PMMA were removed by remover PG at 80 °C exposing pristine ML MoS₂ patterns as illustrated in figure 1(d). Subsequently, positive photoresist (LOR3A, 5000 rpm for 30 s, 180 °C for 2 min; AZ3312, 5000 rpm for 30 s, 100 °C for 60 s) was spun coat on the patterned ML MoS₂, and a second photomask was used on the MoS₂ channel regions. After exposure and post-exposure bake (30 mJ cm⁻², 110 °C for 60 s), the positive photoresist was developed by 300MIF for 1 min to expose the ML MoS₂ aligners (figure 1(f)). These were then used for the alignment of the source and drain metal contacts (figure 1(g)). After exposure, bake, and develop, the source/drain metal contacts (5 nm Cr/35 nm Au or 5 nm Ti/35 nm Au) were deposited via electron beam evaporation (figure 1(h)). Finally, the liftoff process was performed in Remover PG at 80 °C. The final image of the fabricated CVD-grown ML MoS₂ FETs array is shown in figure 1(i).

Results

Two separate arrays of ML MoS₂ FETs, each with different type of metal contacts, were fabricated and tested. The starting material is a continuous CVD-grown ML MoS₂ film (see supplementary information figure S1 (available online at stacks.iop.org/NANO/33/225702/mmedia)). Optical images near the edges of the sample reveal large crystal grains as shown in figure 2(a). The AFM image of an MoS₂ crystal grain and the step height measurement are shown in figures 2(b) and (c). A picture of the full FET array sample is shown in figure 2(d), and a micrograph of a single MoS₂ FET is shown in figures 2(e) and (f) (closer view of the FET channel region). To verify the quality and the number of MoS₂ layers we conducted Raman spectroscopy in the

channel region of five randomly selected fully fabricated FETs. Figure 2(g) plots the Raman spectra where the first and second peaks, centered at 385 cm⁻¹ and 405 cm⁻¹ respectively, correspond to the E_{2g} and A_{1g} modes, which have been demonstrated to be sensitive to the number of MoS₂ layers [23–25]. A difference in the peak positions of ~20 cm⁻¹ confirms the monolayer MoS₂ channels. An AFM image of the FET and height measurement across the channel region are shown in figures 2(h) and (i) where the step observed in height includes the MoS₂ ML thickness as well as etching into the SiO₂ substrate.

The fabricated arrays include FETs with various channel widths (W) and lengths (L). Typical drain current (I_d) versus gate voltage (V_g) characteristics measured at different temperatures are shown in figures 3(a) and (b) for FETs with Cr/Au and Ti/Au contacts respectively (more I_d - V_g measurements at different temperatures in supplementary information figure S3). Dual V_g sweeps show negligible hysteresis at all temperatures indicating minor contribution from near interfacial traps and adsorbates on the surface of the MoS₂ channel [26–29] (samples were annealed *in situ* at 375 K under high vacuum ~3E-7 Torr for 24 h, see supplementary information figure S2). For the range of V_g in figures 3(a) and 3(b), I_d goes down with decreasing temperature consistent with charge transport limited by thermionic emission over the Schottky barriers at the interface between metal contacts and the MoS₂ channel. In figure 3(c) we plot I_d at $V_g = 50$ V (normalized by W) as a function of L for both Cr/Au and Ti/Au FETs. These results shown correspond to mean values (symbols) and standard deviation (error bars) from over 20 FETs tested for each L (>100 FETs tested overall). We note that except for a few devices that failed during liftoff in the fabrication process, over 80% of the devices showed good field-effect characteristics (I_d - V_d characteristics were also verified, see supplementary information figures S4 and S5). Further statistical analysis is provided with histograms of important FET electrical parameters for both Cr/Au and Ti/Au devices. These include threshold voltage (figure 3(d)), subthreshold swing (figure 3(e)), and on/off ratio (figure 3(f)). Similar distributions of the parameters are observed for Cr/Au and Ti/Au samples, except for a wider distribution of threshold voltages (V_{th}) in Cr/Au devices. This may be attributed to variation in fixed oxide charge. The Cr/Au and Ti/Au FET arrays were fabricated on different CVD-grown samples on Si/SiO₂ wafers with different distributions of oxide charge. We note that for back-gated FETs with thick SiO₂ gate oxides (300 nm in this case) small changes in fixed oxide charge can lead to large threshold shifts (e.g. a difference of $\sim 7 \times 10^{11}$ cm⁻² can result in ~ 10 V shift in threshold voltage). The large values for subthreshold swing (SS) are also due to a having a thick gate dielectric. It is well established in the literature that to achieve a near-ideal SS of 60 mV/dec the effective oxide thickness (EOT) must be scaled down to a few nanometers [30].

The energy band diagrams in figures 3(g)–(i) illustrate the charge transport mechanisms of Schottky-barrier MOS-FETs (SB-MOSFETs) similar to the MoS₂ devices reported in this work. The band diagrams are shown for a positive




Figure 2. (a) Optical image of the CVD-grown MoS₂ film (image shows edge of mostly uniform film). (b) Atomic force microscopy (AFM) image of CVD-grown MoS₂ film. (c) Line scan on AFM image reveals the step height on the CVD-grown MoS₂ film. (d) Picture of one sample showing the large array of MoS₂ FETs. (e) Micrograph of an MoS₂ FET. (f) Higher magnification image of the MoS₂ device. (g) Raman spectrum from the channel region of five different FETs selected randomly. (h) AFM image of the fabricated ML MoS₂ FETs. (i) AFM height profile across the channel region of the MoS₂ FET (step includes etching of SiO₂ as illustrated by the schematic).

drain-to-source voltage (V_{ds}) and correspond respectively to biasing conditions with V_g below the flat band voltage (V_{FB}), $V_g = V_{FB}$, and $V_g > V_{FB}$. For $V_g < V_{FB}$ a large (wide) energy barrier between the contacts and the channel limits the injection of carriers to thermionic emission processes. As V_g increases towards V_{FB} the energy bands in the channel are pulled down in energy reducing the barrier height for electron injection from the source into the channel. At the flat band condition ($V_g = V_{FB}$) the energy barrier height for electron injection from source to channel is equivalent to the Schottky barrier (labeled as Φ_{SB}). Further increase in V_g will not change the Schottky barrier height. However, as V_g increases above V_{FB} the barrier becomes triangular its width decreases with increasing V_g . As a result, thermally assisted tunneling of electrons through the barrier sets in for $V_g > V_{FB}$. In a device with good electrostatics, increasing V_g significantly above V_{FB} would result in narrow Schottky barriers that would allow efficient electron tunneling. As explained by Illarionov *et al* [30], strongly scaled insulators enhance gate control over the channel, thereby reducing the impact of the Schottky barriers. When this is true, the limiting charge transport mechanism becomes the scattering effects in the channel rather than thermionic emission at the contacts. When current flow is limited by charge scattering in the channel, the FET mobility can be extracted to characterize the transport properties and

quality of the MoS₂ channel. The devices studied in this work do not have strongly scaled insulators (these are back-gated FETs with 300 nm SiO₂ gate dielectrics) so the limiting transport mechanism must be verified.

To better investigate the transport properties in the MoS₂ FETs a subset of the samples was remeasured at different temperatures and sweeping V_g to higher voltages. Figure 4(a) plots the transfer characteristics for several FETs with Cr/Au contacts at different temperatures ranging from 10 K up to 300 K and V_g swept up to 150 V (similar results for FETs with Ti/Au contacts in the supporting information and in figure S6). For a fixed V_g , the temperature dependence of I_d is a good indicator of the limiting charge transport mechanism [31]. I_d increasing with temperature is indicative of thermionic emission (dominated by the contacts), while I_d decreasing with temperature is indicative of scattering (dominated by the channel). In figures 4(b) and (c) we take a closer look at the statistics of I_d temperature dependence. Figure 4(b) plots the scattered data of I_{off} (I_d at $V_g = 50$ V) versus I_{on} (I_d at $V_g = 100$ V) for each temperature (circles). The scattered data shows more overlap in I_{on} compared to I_{off} between the different temperatures. The overlap is more pronounced when plotting the case of I_{on} corresponding to $V_g = 150$ V (triangles). The same trend can be observed by plotting drain current as a function of temperature for different V_g as shown




Figure 3. Transfer characteristics at different temperatures for CVD-grown ML MoS₂ FETs with (a) Cr/Au contacts and (b) Ti/Au contacts (both devices have channel width $W = 7 \mu\text{m}$ and length $L = 4 \mu\text{m}$). (c) L-dependence of current for Cr/Au and Ti/Au FETs (symbols are mean, error bars are standard deviation from over 100 devices tested). (d)–(f) Histograms of threshold voltage, subthreshold swing, and on/off ratio for both Cr/Au and Ti/Au FETs at room temperature and $V_d = 1 \text{ V}$ (over 100 devices tested). (g)–(i) Energy band diagram for the MoS₂ FETs for biasing conditions corresponding respectively to gate voltage $V_g < V_{FB}$, $V_g = V_{FB}$, and $V_g > V_{FB}$.

in figure 4(c). The top panel is for FETs with Cr/Au contacts, and the bottom panel is for FETs with Ti/Au contacts. At the lower gate voltages I_d clearly increases with temperature (i.e. consistent with thermal activation of carriers). As V_g increases the dependence of I_d begins to transition, but even at $V_g = 150 \text{ V}$ we do not see a full transition (I_d does not decrease with temperature). We conclude that for back-gated FETs with thick gate oxides the gate control over the channel is not sufficient to render the Schottky barriers negligible. Therefore, extractions of mobility are not useful as the transport properties of the FETs are affected by the contacts even for large V_g . Instead, we focus on the properties of the Schottky barriers and metal contacts to the CVD-grown monolayer MoS₂ and compare these to exfoliated MoS₂.

We can perform a statistical analysis of Schottky barrier height (SBH) from the off-state measurements (e.g. for $V_g < 50 \text{ V}$). Previous works on exfoliated MoS₂ [11, 12, 32] (both monolayer and multilayer) as well as a study on CVD-grown multilayer MoS₂ [33] have reported on the extractions of SBH, but to the best of our knowledge no reports have been published on the statistics of SBH from CVD-grown ML MoS₂ devices. Since density of states, crystallinity, surface roughness, defect density, and other physical properties are

different between exfoliated and CVD-grown MoS₂ [20, 31, 34, 35], it is important to analyze the statistics of SBH at the interface between metal contacts (Cr and Ti in this paper) and ML CVD-grown MoS₂. From thermionic emission theory for 2D semiconductors the (reverse-bias) Schottky junction current is given by

$$I = WA_{2D}T^{3/2} \exp(-q\Phi_B/k_B T)[1 - \exp(-qV_{ds}/k_B T)],$$

where W is the channel width, q is the electron charge, k_B is the Boltzmann constant, Φ_B is the barrier height, $A_{2D} = q(8\pi k_B^3 m^*)^{1/2}/h^2$ is the Richardson's constant for 2D [10, 11, 37]. For a fixed V_g we extract I_d at different temperatures as shown in figure 4(d), and construct an Arrhenius plot like the one shown in figure 4(e). Using the thermionic emission current equation, we can extract barrier height as a function of V_g from the slope of the Arrhenius plot. The SBH (Φ_{SB}) corresponds to the barrier extracted at the flat band condition, which can be identified from the plot of extracted barrier height as a function of V_g (figure 4(f)) as the point where the extraction deviates from a linear dependence. In figure 4(f) we show examples of extracted SBHs for MoS₂ FETs with Cr/Au and Ti/Au contacts (more examples in supplementary information figures S7 and S8). The extracted




Figure 4. (a) Transfer characteristics for the ML MoS₂ FETs with Cr/Au contacts for $V_d = 1$ V and for different temperatures. (b) Scattered plot for I_{off} (I_d at $V_g = 50$ V) versus I_{on} (circles: I_d at $V_g = 100$ V; triangles: I_d at $V_g = 150$ V). (c) Drain current as a function of temperature for various V_g (circles are mean values, error bars are standard deviations). (d) Example of transfer characteristics used to extract barrier height. (e) Arrhenius plot for extraction of barrier height; (f) barrier height versus V_g , and extractions of Schottky barrier height (dashed lines) for FETs with Cr/Au (diamonds) and Ti/Au (circles) contacts.

SBH is approximately 0.2 eV for the Cr/Au device and 0.08 eV for Ti/Au (statistics in figure 5).

Figure 5(a) plots histograms of extracted SBHs for Cr/Au and Ti/Au devices. The mean and standard deviation of SBH extracted on ML MoS₂ FETs with Cr/Au contacts were respectively $\mu_{Cr} = 0.19$ eV and $\sigma_{Cr} = 0.05$, while for FETs with Ti/Au contacts $\mu_{Ti} = 0.09$ eV and $\sigma_{Ti} = 0.02$. The extracted SBH for Cr contact is higher than that of Ti contact due to the larger work function of Cr. The extracted SBH for CVD-grown ML MoS₂ FETs with Ti/Au contacts in this paper is smaller than those of exfoliated ML MoS₂ FETs reported earlier [11, 38]. A possible explanation is enhancement in metallization of MoS₂ resulting from hybridization between S and the metal atoms (e.g. Ti) compared to exfoliated flakes due to having more lattice defects in CVD-grown samples [11]. In figure 5(b) we plot the extracted SBH for CVD-grown monolayer MoS₂ (this work) as a function of the metal (contact) work function, and compare it against previous works on exfoliated monolayer MoS₂. Interestingly, an improvement (reduction) in FLP is observed for CVD-grown samples compared to exfoliated ML MoS₂. The FLP factor ($S = |d\Phi_{SB}/d\Phi_M|$) for CVD-grown samples ($S \approx 0.5$) is larger than those reported for exfoliated flakes ($S \approx 0.1$) and closer to the ideal Schottky–Mott limit ($S = 1$). The enhanced metallization of CVD-grown MoS₂ likely mitigates the effects of gap (interface) states known to be introduced during material synthesis and/or device fabrication [38, 39]. To confirm the relation between our observations of SBH in CVD-grown versus exfoliated MoS₂ and defect density we use optical characterization. Figure 5(c) plots the room temperature Raman spectra from the channel region of 5 different CVD-grown ML MoS₂ FETs. Firstly, we note that the appearance of a defect-

induced peak at ~ 225 cm⁻¹ is not observed in pristine exfoliated samples [36]. Secondly, we extract and plot the full width half maximum (FWHM) for both MoS₂ prominent peaks (E_{2g}^1 and A_{1g}). The FWHM are plotted in figure 5(d) and compared against typical results obtained for pristine exfoliated samples. A larger FWHM (broadened peak) indicates a larger defect density. This effect can be attributed to defect assisted broadening around the Gamma symmetry point of the phonon dispersion spectra. As such, increasing defect density leads to broader Raman FWHM. As shown, the CVD-grown ML MoS₂ samples contain a larger defect density compared to exfoliated flakes as evidenced by the larger FWHM. This supports a defect-induced enhancement in metallization of CVD-grown MoS₂, leading to improved coupling between the electrodes and the channel, as a possible explanation for our SBH observations based on the electrical analysis of CVD-grown ML MoS₂ FETs.

We note that the importance of defect on MoS₂ contact properties were studied earlier on exfoliated samples [40]. More recently, Pelella *et al* [41] reported a defect-induced lowering of contact resistance by electron beam irradiation of exfoliated samples, and Chee *et al* [42] reported the metallization of defect-containing CVD-grown MoS₂ using x-ray photoelectric spectroscopy (XPS) leading to reduced SBH and contact resistance.

Conclusion

In this paper we demonstrate a high-yield fabrication process for 2D semiconductors that is compatible with high-throughput




Figure 5. (a) Histograms of extracted SBH for CVD-grown ML MoS₂ FETs with Ti/Au and Cr/Au contacts. (b) SBH plotted as a function of metal work function for CVD-grown ML MoS₂ samples from this work and for exfoliated samples from Kim *et al* [22] and Liu *et al* [11]. (c) Room temperature Raman spectra from the channel region of 5 randomly selected FET samples from this work (d) extracted full width half maximum (FWHM) for both MoS₂ prominent Raman peaks from the CVD-grown ML samples (this work) compared to pristine exfoliated flakes from Mignuzzi *et al* [36].

material synthesis and with wafer-scale fabrication techniques. Based on this process, large-area CVD-grown ML MoS₂ FET arrays with Cr/Au and Ti/Au contacts were fabricated. The devices were inspected by optical images, Raman spectrum, and AFM measurements. In terms of electrical characterization and analysis, a significant advantage of this process is the ability to test multiple device samples and obtain statistics for key FET parameters (e.g. threshold voltage, on/off ratio, subthreshold swing, mobility, and Schottky barrier height). By characterizing the temperature dependence of charge transport in device with two different metal contacts, we were able to statistically verify the significant impact of Schottky barriers at the interface between the metal contacts and the monolayer MoS₂ channel. Our extractions of Schottky barrier heights for devices with Cr/Au and Ti/Au contacts on CVD-grown ML MoS₂ resulted in mean values of 0.19 eV and 0.09 eV respectively. These values are smaller compared to those previously reported on FETs with exfoliated MoS₂ channels, indicating enhancement in metallization of CVD-grown MoS₂ compared to exfoliated flakes due to larger number of lattice defects. Moreover, a reduction in FLP is observed compared to exfoliated samples and indicated better coupling between metals and the channel. While FLP is not eliminated as achieved with exfoliated/transferred van der Waals (vdW) metal–semiconductor junctions, this work provides new valuable insight about metal contacts on large-area MoS₂

processes for next-generation integrated electronic systems based on CVD-grown monolayer 2D semiconductors.

Acknowledgments

This material is based upon work supported by the National Science Foundation under Grant No. CCF- 2001107 and ECCS-2052527.

Data availability statement

The data that support the findings of this study are available upon reasonable request from the authors.

ORCID iDs

Ivan Sanchez Esqueda <https://orcid.org/0000-0001-6530-8602>

References

- [1] Schwierz F 2010 Graphene transistors *Nat. Nanotechnol.* **5** 487–96

- [2] Li L, Yu Y, Ye G J, Ge Q, Ou X, Wu H, Feng D, Chen X H and Zhang Y 2014 Black phosphorus field-effect transistors *Nat. Nanotechnol.* **9** 372–7
- [3] Esqueda I S, Tian H, Yan X and Wang H 2017 Transport properties and device prospects of ultrathin black phosphorus on hexagonal boron nitride *IEEE Trans. Electron Devices* **64** 5163–71
- [4] Yu L et al 2016 Design, modeling, and fabrication of chemical vapor deposition grown MoS₂ circuits with e-mode fets for large-area electronics *Nano Lett.* **16** 6349–56
- [5] Yan X, Wang H and Sanchez Esqueda I 2019 Temperature-dependent transport in ultrathin black phosphorus field-effect transistors *Nano Lett.* **19** 482–7
- [6] Liu B, Ma Y, Zhang A, Chen L, Abbas A N, Liu Y, Shen C, Wan H and Zhou C 2016 High-performance WSe₂ field-effect transistors via controlled formation of in-plane heterojunctions *ACS Nano* **10** 5153–60
- [7] Wang J et al 2016 High mobility MoS₂ transistor with low Schottky barrier contact by using atomic thick h-BN as a tunneling layer *Adv. Mater.* **28** 8302–8
- [8] Ovchinnikov D, Allain A, Huang Y S, Dumcenco D and Kis A 2014 Electrical transport properties of single-layer WS₂ *ACS Nano* **8** 8174–81
- [9] Cho K, Pak J, Kim J K, Kang K, Kim T Y, Shin J, Choi B Y, Chung S and Lee T 2018 Contact-engineered electrical properties of MoS₂ field-effect transistors via selectively deposited thiol-molecules *Adv. Mater.* **30** 1–8
- [10] Allain A, Kang J, Banerjee K and Kis A 2015 Electrical contacts to two-dimensional semiconductors *Nat. Mater.* **14** 1195–205
- [11] Liu W, Sarkar D, Kang J, Cao W and Banerjee K 2015 Impact of contact on the operation and performance of back-gated monolayer MoS₂ field-effect-transistors *ACS Nano* **9** 7904–12
- [12] Das S, Chen H, Penumatcha A and Appenzeller J 2013 High performance multilayer MoS₂ transistors with scandium contacts *Nano Lett.* **13** 100–5
- [13] Kwak J Y, Hwang J, Calderon B, Alsalman H, Munoz N, Schutter B and Spencer M G 2014 Electrical characteristics of multilayer MoS₂ FETs with MoS₂/graphene heterojunction contacts *Nano Lett.* **14** 4511–6
- [14] Kwon J, Lee J Y, Yu Y J, Lee C H, Cui X, Hone J and Lee G H 2017 Thickness-dependent Schottky barrier height of MoS₂ field-effect transistors *Nanoscale* **9** 6151–7
- [15] Ji H et al 2019 Temperature-dependent opacity of the gate field inside MoS₂ field-effect transistors *ACS Appl. Mater. Interfaces* **11** 29022–8
- [16] Shah P B, Amani M, Chin M L, O'Regan T P, Crowne F J and Dubey M 2014 Analysis of temperature dependent hysteresis in MoS₂ field effect transistors for high frequency applications *Solid State Electron.* **91** 87–90
- [17] Sun Y et al 2017 Temperature-dependent transport and hysteretic behaviors induced by interfacial states in MoS₂ field-effect transistors with lead-zirconate-titanate ferroelectric gating *Nanotechnology* **28** 045204
- [18] Lin M-W et al 2016 Thickness-dependent charge transport in few-layer MoS₂ field-effect transistors *Nanotechnology* **27** 165203
- [19] Kwon H, Garg S, Park J H, Jeong Y, Yu S, Kim S M, Kung P and Im S 2019 Monolayer MoS₂ field-effect transistors patterned by photolithography for active matrix pixels in organic light-emitting diodes *npj 2D Mater. Appl.* **3** 1–9
- [20] Zhang S et al 2019 Wafer-scale transferred multilayer MoS₂ for high performance field effect transistors *Nanotechnology* **30** 174002
- [21] Xu H et al 2018 High-performance wafer-scale MoS₂ transistors toward practical application *Small* **14** 1–9
- [22] Theofanopoulos P C, Ageno S, Guo Y, Kale S, Wang Q H and Trichopoulos G C 2019 High-yield fabrication method for high-frequency graphene devices using titanium sacrificial layers *J. Vac. Sci. Technol. B* **37** 041801
- [23] Ghatak S, Pal A N and Ghosh A 2011 Nature of electronic states in atomically thin MoS₂ field-effect transistors *ACS Nano* **5** 7707–12
- [24] Lee C, Yan H, Brus L E, Heinz T F, Hone J and Ryu S 2010 Anomalous lattice vibrations of single- and few-layer MoS₂ *ACS Nano* **4** 2695–700
- [25] Li S L, Miyazaki H, Song H, Kuramochi H, Nakaharai S and Tsukagoshi K 2012 Quantitative raman spectrum and reliable thickness identification for atomic layers on insulating substrates *ACS Nano* **6** 7381–8
- [26] Late D J, Liu B, Matte H S S R, Druvid V P and Rao C N R 2012 Hysteresis in single-layer MoS₂ field effect transistors *ACS Nano* **6** 5635–41
- [27] Li T, Du G, Zhang B and Zeng Z 2014 Scaling behavior of hysteresis in multilayer MoS₂ field effect transistors *Appl. Phys. Lett.* **105** 093107
- [28] Di Bartolomeo A, Genovese L, Giubileo F, Iemmo L, Luongo G, Foller T and Schleberger M 2018 Hysteresis in the transfer characteristics of MoS₂ transistors *2D Mater.* **5** 015014
- [29] Park Y, Baac H W, Heo J and Yoo G 2016 Thermally activated trap charges responsible for hysteresis in multilayer MoS₂ field-effect transistors *Appl. Phys. Lett.* **108** 083102
- [30] Illarionov Y Y et al 2020 Insulators for 2D nanoelectronics: the gap to bridge *Nat. Commun.* **11** 3385
- [31] Schmidt H et al 2014 Transport properties of monolayer MoS₂ grown by chemical vapor deposition *Nano Lett.* **14** 1909–13
- [32] Moon B H et al 2017 Junction-structure-dependent Schottky barrier inhomogeneity and device ideality of monolayer MoS₂ field-effect transistors *ACS Appl. Mater. Interfaces* **9** 11240–6
- [33] Lee S, Tang A, Aloni S, Philip and Wong H S 2016 Statistical study on the Schottky barrier reduction of tunneling contacts to CVD synthesized MoS₂ *Nano Lett.* **16** 276–81
- [34] Plechinger G, Mann J, Preciado E, Barroso D, Nguyen A, Eroms J, Schüller C, Bartels L and Korn T 2014 A direct comparison of CVD-grown and exfoliated MoS₂ using optical spectroscopy *Semicond. Sci. Technol.* **29** 064008
- [35] Ky D L C, Tran Khac B C, Le C T, Kim Y S and Chung K H 2018 Friction characteristics of mechanically exfoliated and CVD-grown single-layer MoS₂ *Friction* **6** 395–406
- [36] Mignuzzi S, Pollard A J, Bonini N, Brennan B, Gilmore I S, Pimenta M A, Richards D and Roy D 2015 Effect of disorder on raman scattering of single-layer MoS₂ *Phys. Rev. B* **91** 1–7
- [37] Anwar A, Nabet B, Culp J and Castro F 1999 Effects of electron confinement on thermionic emission current in a modulation doped heterostructure *J. Appl. Phys.* **85** 2663–6
- [38] Kim C, Moon I, Lee D, Choi M S, Ahmed F, Nam S, Cho Y, Shin H J, Park S and Yoo W J 2017 Fermi level pinning at electrical metal contacts of monolayer molybdenum dichalcogenides *ACS Nano* **11** 1588–96
- [39] Liu Y, Guo J, Zhu E, Liao L, Lee S-J, Ding M, Shakir I, Gambin V, Huang Y and Duan X 2018 Approaching the Schottky–Mott limit in van der waals metal–semiconductor junctions *Nature* **557** 696–700
- [40] McDonnell S, Addou R, Buie C, Wallace R M and Hinkle C L 2014 Defect-dominated doping and contact resistance in MoS₂ *ACS Nano* **8** 2880–8
- [41] Pelella A et al 2020 Electron irradiation of metal contacts in monolayer MoS₂ field-effect transistors *ACS Appl. Mater. Interfaces* **12** 40532–40
- [42] Chee S S, Lee J H, Lee K and Ham M H 2020 Defect-assisted contact property enhancement in a molybdenum disulfide monolayer *ACS Appl. Mater. Interfaces* **12** 4129–34