

A 3.1-51GHz, Sub-8mW, Single-Core LC VCO Based on a Novel Compact Tunable Transmission Line (CTTL) Resonator in 28nm FDSOI CMOS

Thomas Tapen^{#1}, Andreia Cathelin^{\$2}, Alyssa Apsel[#]

[#]Cornell University, USA

^{\$}STMicroelectronics, France

¹tpt26@cornell.edu, ²andreia.cathelin@st.com

Abstract—The adoption of 5G standards requires new wireless devices to support not only traditional RF bands, but also mmW frequencies up to and beyond 40GHz. Such mmW hardware typically requires narrowband LC resonant circuits for efficient, low-noise operation. For widely-tuned software-defined systems, multi-octave LC tuning is not achievable due to the lack of a practical, solid-state tunable inductive element, limiting the mmW performance of software-defined radios. In this paper, we present a novel, compact, lumped/distributed LC-equivalent resonator capable of continuous tuning over more than four octaves in frequency while maintaining a practical quality factor in an unmodified 28nm FDSOI CMOS for the first time. This resonator is used to implement a cross-coupled LC VCO tunable from 3.1 to beyond 51GHz requiring less than 0.208mm^2 of area, less than 8mW of power, and achieving a state of the art peak FOM_T for multi-octave tunable mmW VCOs of -198.2dBc/Hz.

Keywords—tunable circuits, digital-controlled oscillators, voltage-controlled oscillators, millimeter wave, wideband, tunable filter, 5G, FMCW radar

I. INTRODUCTION

With the advent of 5G and millimeter wave (mmW) wireless standards, RF hardware designs must achieve high performance from sub-GHz frequencies to 40 GHz and beyond. For multi-standard and software-defined radios, this requires an LO tunable across multiple octaves from low RF to mmW frequencies. Typically, ultra-widely tunable frequency synthesizers use a narrowly tuned VCO in conjunction with dividers and/or multipliers to achieve multi-octave tuning (e.g. [1]). However, divider-based VCOs do not scale well compared to standalone LC VCOs at mmW frequencies as the VCO must always operate at or above the highest desired frequency of operation. Frequency multipliers can be used to extend the tuning range upward, but active multipliers will also consume additional power and degrade phase noise performance ([2]). Finally, multiple narrowly tuned VCOs can be switched between for wide tuning, but this approach scales very poorly in required area ([3], [4]).

Ideally, a conventional LC VCO could simply be tuned across a wide range of frequencies, however this generally requires a form of tunable inductance in order for the resonant circuit to maintain a constant impedance at resonance across a wide tuning range. Existing integrated tunable inductor designs suffer from one or more of the following: very low quality factor (Q), narrow tuning range ([5]), additional power consumption and reduced linearity ([6]), or require exotic

devices/processing such as MEMS approaches ([7]), making multi-octave inductively-tuned LC circuits impractical.

In this paper, a compact, lumped/distributed resonant LC structure is presented capable of over four octaves of tuning range with moderate Q, suitable for use as a standalone shunt resonator or a variable inductor in an LC tank circuit. To demonstrate the performance of the structure, a single core LC VCO is designed with greater than four octaves of tuning range. This ultra-wide single VCO tuning avoids the area costs associated with array-based VCOs, and the power costs associated with mmW divider/multiplier-based VCOs. The result, to the authors' best knowledge, is the first practical, integrated, multi-octave tunable LC resonator in an unmodified CMOS technology and the highest peak FOM_T of a multi-octave tunable mmW VCO presented to date. The paper is organized as follows: Section II describes the novel LC resonator's design and behavior as a compact, tunable transmission line (CTTL) resonator. Section III discusses the design of the CTTL-based low-power VCO in the 28nm FDSOI process. Section IV presents the measured performance of the CTTL-based VCO and a comparison to existing widely tunable VCOs.

II. COMPACT, TUNABLE TRANSMISSION LINE (CTTL) DESIGN

Conventional tunable inductors based on CMOS switches are limited in Q due to the combination of non-negligible on-resistance and off-capacitance of CMOS switches. The performance of an RF CMOS switch in this regard can be described in terms of a theoretical cutoff frequency $F_{CO} = 1/(2\pi R_{ON}C_{OFF})$. Assuming a constant transistor length, F_{CO} will be approximately constant across switch width in a given technology. For a simple switched inductor (Figure 1a), the total C_{OFF} must not lower the inductor's self-resonant frequency (SRF) too close to the highest desired frequency of operation. Because F_{CO} is constant, requiring low C_{OFF} inevitably implies a large R_{ON} . Therefore, tunable inductors typically have large resistive losses and very low Q, a narrow tuning range, or both.

In order to break this trade-off, the tunable transmission line structure shown in Figure 1b is proposed. Here, when all the NFET switches are off, each tap along a series inductance sees the parasitic shunt capacitance of each switch




Fig. 1. Two tunable inductors. (a) A basic switched inductor, where the parasitic switch capacitance C_p must be kept small for the overall circuit to act as an inductor across a wide frequency range. (b) The proposed compact, tunable transmission line structure (CTTL) implemented as a shunt inductor/resonator, where switch capacitance is absorbed to create an artificial transmission line to allow larger, lower loss switches.




Fig. 2. The constant Z_0 , ultra-wide tuning of the CTTL structure. As switches are sequentially closed from the shorted end of the line, the effective line length is shortened, and therefore the resonant frequency increases. The resonant frequency $f_0 \propto (\text{number of non-shorter taps})^{-1}$.

(C_{OFF}), presenting an artificial transmission line structure with characteristic impedance $Z_0 \approx \sqrt{L/C_{OFF}}$ and electrical delay $\tau \approx N\sqrt{L \cdot C_{OFF}}$ where N is the total number of taps. To implement a resonator, this transmission line is shorted at one end, presenting a $\lambda/4$ transmission line stub. Unlike conventional tuned inductor designs, here the parasitic switch capacitance is absorbed to create the desired transmission line structure, and so a much higher C_{OFF} can be tolerated, implying a much lower R_{ON} and therefore a much higher overall Q . The NFET switch width can be calculated to present the desired C_{OFF} from the desired Z_0 and τ of the transmission line stub resonator.

With these appropriately sized NFET switches in place, the switches can be turned on one-by-one to short sections of the line to ground, effectively shortening the length of the line with a constant Z_0 and increasing the resonant frequency (Figure 2). Thus wide frequency tuning with fixed Z_0 is achieved. Assuming equal inductance between switches, the transmission line structure can be tuned over a range $f_{max}/f_{min} \leq N$.




Fig. 3. The proposed 3D layout of the CTTL. The capacitive NFET switches are integrated in the substrate below the 2D spiral on a top metal layer. Taps are placed as necessary to achieve equal inductance between switches.

A. Area-Efficient Layout

To implement a compact, tunable transmission line (CTTL) stub as described above, we observe that the multiple series inductors in Figure 1b can be implemented by a single, fixed inductor with many taps. Because the NFET switches are designed to present C_{OFF} to ground at each tap, they can be located underneath the spiral inductor to eliminate tap routing parasitics and further reduce the required area (Figure 3). Thus, the tunable structure occupies only the area necessary for the total required inductance at the lowest frequency of operation.

In this layout, the many inductor segments are multiple turns around a common center, resulting in mutual inductive coupling between each segment. In order to implement the desired transmission line-like behavior, this mutual coupling must be kept low, and so a wide turn spacing is desired in the inductive spiral. The effect of moderate mutual coupling is observed as a degradation of the artificial transmission line's Bragg frequency and an increase in τ in E/M simulation. As more taps are shorted to ground, more of the mutual coupling will be to the shorted section of line and the Bragg frequency degradation is reduced. Therefore, as long as the degraded Bragg frequency remains significantly higher than the $\lambda/4$ frequency of the line at all settings, proper operation is ensured, albeit with a frequency shift due to the variation in τ . The limited impact to Bragg frequency in the proposed spiral layout is confirmed by measurement in Figure 6.

III. ULTRA-WIDELY TUNABLE VCO DESIGN USING CTTLs

To demonstrate the extreme tuning range and acceptable Q of the CTTL structure, a simple cross-coupled LC oscillator design is adapted to use a symmetric, dual-CTTL load in place of a center-tapped LC tank (Figure 4). Because tuning range and/or tuning resolution of the CTTL increases with more taps, a very large number of taps (29) is chosen to achieve tuning greater than four octaves with as much tuning resolution as possible. To provide continuous tuning between CTTL bit settings, small varactors are added to the oscillator.

The 28nm FDSOI technology provides $F_{CO} \approx 500\text{GHz}$ at 1V V_{GS} including the forward body biasing technique ([8]), which is a significantly higher F_{CO} than regular bulk CMOS technologies. The CTTL switches and cross-coupled NFETs use LVT devices with a forward body bias equal to their DC gate bias. For the cross-coupled NFETs, this increases g_m and so reduces phase noise. The cross-coupled NFETs




Fig. 4. The VCO schematic. Two CTTLs each with 29 taps provide the LC resonant structure, which is driven by a pair of cross-coupled NFETs. Fine, continuous tuning is provided by small MOS varactors. Output buffer power is not included in reported power consumption. Not shown are peak detectors used to verify the internal oscillator amplitude.




Fig. 5. The manufactured die including the VCO and test structures.

are minimum length to minimize their parasitic capacitance, however due to the FDSOI process they exhibit high $1/f$ noise, resulting in a $1/f$ corner frequency of $\sim 5\text{MHz}$ in simulation. In the CTTL NFETs, forward body bias provides higher R_{ON} vs V_{DS} linearity, and can be leveraged to either increase the Q or increase the allowed number of taps and therefore the tuning range. In order to maximize RF switch performance, the CTTL tap NFET gates are driven from 0 to 1.5V. For VCO node swings between 0 and 1V, this satisfies the maximum $|V_{GS}| \leq 1\text{V}$ when a switch is off. When a switch is on, its drain is shorted to $V_{DD} = 0.5\text{V}$, and no significant swing is present on the source or drain, allowing a safe gate drive of $1\text{V} + V_{DD} = 1.5\text{V}$.

IV. MEASURED PERFORMANCE AND COMPARISON TO EXISTING VCOs

The manufactured die is shown in Figure 5. The oscillator itself occupies less than $580 \times 353 \text{ um}$, while the remaining area is consumed by two test structures. One is a capacitively-loaded spiral without switches to demonstrate the wideband transmission line performance despite mutual inductance effects, and the other is a passive, standalone CTTL resonator.

First considering the transmission line test structure, 2-port s-parameter measurements are shown in Figure 6. The Bragg frequency for a 12-tap, $Z_0 = 50\Omega$ line is clearly in excess of the measurement limit of 40GHz of the Agilent 8722ES VNA




Fig. 6. Measured s-parameters of the non-tunable spiral artificial transmission line test structure showing good wideband performance despite the effects of non-uniformity and mutual inductance given the compact spiral layout.




Fig. 7. Measured maximum VCO frequency and power consumption across CTTL bit settings. Because each CTTL has 29-taps, the two combined provide the 58 unique bit settings. Settings 55-58 may operate beyond the measurement limit of 51GHz, but this cannot be confirmed and they are omitted in this plot.

used for measurement. This shows f_{Bragg} is more than $10\times$ the $\lambda/4$ frequency of 4.3GHz.

The VCO core itself has a continuous tuning range of 3.1GHz to beyond the Agilent 4448A's measurement limit of 51GHz. The VCO consumes a maximum of 7.7mW at 51GHz down to a minimum of 1.9mW at 3.23GHz as shown in Figure 7. Operated on a 0.4V supply, the VCO can be run as low as 1mW at 3.2GHz. The phase noise at 40MHz offset and FOM_T are shown across VCO frequency in Figure 8. A 40MHz offset is chosen due to the wide expected $1/f$ noise corner as discussed in Section III which is confirmed in Figure 8. Peak FOM_T is calculated using the offset where the phase noise skirt meets the measurement noise floor. Some discrepancy can be observed between the 40MHz phase noise plot (left side of Figure 8) and the representative phase noise curves (right side of Figure 8) as the latter were taken with an Agilent 8563EC with significantly lower input sensitivity and therefore a poorer ability to resolve phase noise at wide offsets for higher carrier frequencies with lower output amplitudes. The 4448A measurements (left of Figure 8) are therefore more accurate where there are any discrepancies.

Table 1 compares the presented VCO to other widely tunable VCOs. We present unmatched tuning range for a single VCO core, which improves our area compared with multi-core

Table 1. Comparison with State of the Art Widely Tunable VCOs

	[3]	[4]	[1]	[9]	[10]	[11]	This Work
Technology	0.35 μ m SiGe HBT	0.35 μ m SiGe HBT	90 nm CMOS	65 nm CMOS	90 nm CMOS	65 nm CMOS	28nm FDSOI CMOS
Frequency (GHz)	3 - 23	8 - 32	0.01 - 7	25 - 38	9.9 - 20.3	1 - 12 ¹	3.1 - 51
Power (mW)	200 - 400	452	9.6 - 15.6	17.5 - 21.6	5.2 - 7.1	0.8 - 7.2 ¹	1.9 - 7.7
# of VCOs	3 + div. by 2 ⁿ	3 + div. by 2 ⁿ	1 + fractional ILD	1	1	1	1
Phase Noise (dBc/Hz)	-108 to -125 @1MHz	-82.5 to -110 @1MHz	-111.4 to -123.1 @1MHz	-112 to -121 @3MHz	-84 to -103 @1MHz	-119.2 @10MHz	-101.3 to -131 @40MHz
Area (mm ²)	1.8	<3.18	0.05	0.08	0.0029	0.03 ^{1,3}	0.208
FOM _T (dBc/Hz) ²	-191	-177	-204	-199	-186 ³	-184 ³	-198

¹ VCO only ² FOM_T = $L(\Delta f) - 20 \log \left(\frac{f_0}{\Delta f} \cdot 10FTR \right) + 10 \log \left(\frac{P_{DC}}{1mW} \right)$, $FTR = \frac{2(f_{max}-f_{min})}{f_{max}+f_{min}}$ ³ Estimated from plots




Fig. 8. The measured free-running VCO phase noise at a 40MHz offset from the carrier across frequency, peak FOM_T across frequency, and representative phase noise plots from 3.2 to 36.6GHz. Flat phase noise at small offsets is due to the free-running VCO wandering most significant at higher frequencies.

designs, and our FOM_T compared with other mmW VCOs. [1] presents a higher FOM_T, however this is only achieved up to 7GHz by dividing a 7.8-10.5GHz VCO. Techniques similar to the approach in [1] generally provides the highest FOM_T in the literature below 10GHz, but they do not scale to mmW frequencies without a FOM_T penalty as VCO FOM degrades and frequency divider power consumption increases at higher frequencies. [9] also shows marginally better FOM_T, but achieves less than one octave of tuning range. Therefore, the benefit of CTTL-tuned VCOs is the combination of ultra-wide tuning, compact area, and high power efficiency (i.e. high FOM) beyond 10GHz—a combination which cannot otherwise be found in the literature to this extent.

V. CONCLUSION

In this paper a novel design for a compact, tunable transmission line (CTTL) resonator with practical Q over more than four octaves of tuning range is presented. To demonstrate the resonator's practicality, a four-octave continuously tunable LC VCO is designed with compact area and high FOM_T compared with state of the art multi-octave tunable VCOs

in the same frequency range. This VCO and the concept of CTTL-resonant circuits in general presents a new opportunity for compact, low-power, software-defined mmW hardware.

ACKNOWLEDGMENT

The authors would like to thank STMicroelectronics for the 28nm FDSOI silicon donation and PDK support that made this project possible. Test equipment was provided by the Cornell Center for Materials Research under NSF award DMR-1719875.

REFERENCES

- [1] S. Hara, K. Okada, and A. Matsuzawa, "10mhz to 7ghz quadrature signal generation using a divide-by-4/3, -3/2, -5/3, -2, -5/2, -3, -4, and -5 injection-locked frequency divider," in *2010 Symposium on VLSI Circuits*, 2010, pp. 51–52.
- [2] B. Chen, W. Luo, F. Wang, Y. Lin, N. Yan, and H. Xu, "A 22.5-31.2-ghz continuously tuning frequency synthesizer with 8.7-ghz chirp for fmcw applications," *IEEE Microwave and Wireless Components Letters*, vol. 30, no. 9, pp. 904–907, 2020.
- [3] T. Drechsel, N. Joram, and F. Ellinger, "An ultra-wideband 3-23 ghz vco array with high continuous tuning range for fmcw radar application," in *2019 12th German Microwave Conference (GeMiC)*, 2019, pp. 103–106.
- [4] J. Nehring, G. Fischer, R. Weigel, and D. Kissinger, "An 8-32 ghz frequency synthesizer based on a wideband vco array with bandwidth extension stage," in *GeMiC 2014; German Microwave Conference*, 2014, pp. 1–4.
- [5] M. Cho and L. Wu, "A novel electrically tunable rf inductor with ultra-low power consumption," *IEEE Microwave and Wireless Components Letters*, vol. 18, no. 4, pp. 242–244, 2008.
- [6] S. Jang, C. Lin, C. Liu, and M. Juang, "An active-inductor injection locked frequency divider with variable division ratio," *IEEE Microwave and Wireless Components Letters*, vol. 19, no. 1, pp. 39–41, 2009.
- [7] J. E. Zekry, G. N. Daoud, H. A. Ghali, and H. F. Ragai, "Design and simulation of digitally tunable high-q on-chip inductor," in *2007 International Conference on Microelectronics*, 2007, pp. 239–242.
- [8] R. Guillaume, F. Rivet, A. Cathelin, and Y. Deval, "Energy efficient distributed-oscillators at 134 and 202ghz with phase-noise optimization through body-bias control in 28nm cmos fdsoi technology," in *2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, 2017, pp. 156–159.
- [9] A. Bhat and N. Krishnapura, "26.3 a 25-to-38ghz, 195db fomt lc qvco in 65nm lp cmos using a 4-port dual-mode resonator for 5g radios," in *2019 IEEE International Solid-State Circuits Conference - (ISSCC)*, 2019, pp. 412–414.
- [10] A. Tanabe, K. Hijioka, H. Nagase, and Y. Hayashi, "A novel variable inductor using a bridge circuit and its application to a 5-20 ghz tunable lc-vco," *IEEE Journal of Solid-State Circuits*, vol. 46, no. 4, pp. 883–893, 2011.
- [11] N. Kim and J. M. Rabaey, "A 3.1-10.6-ghz 57-bands cmos frequency synthesizer for uwb-based cognitive radios," *IEEE Transactions on Microwave Theory and Techniques*, vol. 66, no. 9, pp. 4134–4146, 2018.