nature communications



Article

https://doi.org/10.1038/s41467-022-33699-7

Two-dimensional materials-based probabilistic synapses and reconfigurable neurons for measuring inference uncertainty using Bayesian neural networks

Received: 2 February 2022

Accepted: 27 September 2022

Published online: 17 October 2022

Check for updates

Amritanand Sebastian 1 \boxtimes , Rahul Pendurthi , Azimkhan Kozhakhmetov , Nicholas Trainor 2,3 , Joshua A. Robinson 2,4,5 , Joan M. Redwing 2,3,6 & Saptarshi Das 1,2,6 \boxtimes

Artificial neural networks have demonstrated superiority over traditional computing architectures in tasks such as pattern classification and learning. However, they do not measure uncertainty in predictions, and hence they can make wrong predictions with high confidence, which can be detrimental for many mission-critical applications. In contrast, Bayesian neural networks (BNNs) naturally include such uncertainty in their model, as the weights are represented by probability distributions (e.g. Gaussian distribution). Here we introduce three-terminal memtransistors based on two-dimensional (2D) materials, which can emulate both probabilistic synapses as well as reconfigurable neurons. The cycle-to-cycle variation in the programming of the 2D memtransistor is exploited to achieve Gaussian random number generator-based synapses, whereas 2D memtransistor based integrated circuits are used to obtain neurons with hyperbolic tangent and sigmoid activation functions. Finally, memtransistor-based synapses and neurons are combined in a cross-bar array architecture to realize a BNN accelerator for a data classification task.

Machine learning has seen unprecedented growth and success in recent years owing to the development of artificial neural networks (ANNs). By mimicking the biological neural architecture and employing deep learning algorithms, ANNs have demonstrated notable advantages over standard computing methods for tasks such as image classification, facial recognition, data mining, weather forecasting, and stock market prediction ^{1–5}. While ANNs offer high performance, especially in terms of high prediction accuracy, they often suffer from overfitting due to a lack of generalization as they do not model uncertainty. Large datasets and various regularization techniques are often required to reduce

overfitting in ANNs⁶. However, this can limit the use of ANN in applications where the data is scarce. In addition, uncertainty estimation is important in applications like autonomous driving, and medical diagnostics, where machine learning must be complemented with uncertainty-aware models or human intervention^{7,8}. The integration of probabilistic computing paradigms with ANNs allows regularization and enables us to model uncertainty in predictions^{0–12}. This is achieved in Bayesian neural networks (BNNs) by incorporating Bayes theorem to the traditional neural network scheme^{12,13}. BNNs are capable of modeling uncertainty and avoiding overfitting, while working well with small

¹Deparment of Engineering Science and Mechanics, Penn State University, University Park, PA 16802, USA. ²Department of Materials Science and Engineering, Penn State University, University Park, PA 16802, USA. ³Department of Platform, Penn State University, University Park, PA 16802, USA. ⁴Department of Chemistry, Penn State University, University Park, PA, USA. ⁵Department of Physics, Penn State University, University Park, PA, USA. ⁶Department of Electrical Engineering and Computer Science, Penn State University, University Park, PA, USA. ⊠e-mail: amritsebastian@gmail.com; sud70@psu.edu

datasets¹⁴. In fact, BNNs are extremely powerful as they represent an ensemble model, which is equivalent to the combinations of numerous ANNs, but with a small number of parameters. Unlike ANNs, where the synaptic weights are point estimates (single-valued), in BNNs, the weights (*W*) are represented by probability distributions, as shown in Fig. 1.

Over the years we have witnessed the development of neural network accelerators aimed at improving the size, energy consumption, and speed of neural networks, especially for edge computing applications¹⁵⁻¹⁷. Since the training process in neural networks is energy and resource intensive, these works typically rely on offchip training and on-chip inference. Hence, BNN accelerators have also mostly focused on implementing Bayesian inference on-chip¹⁸⁻²³. A crucial component of the BNN accelerator is an on-chip Gaussian random number generator (GRNG)-based synapse that can sample weights from a Gaussian distribution. In addition, a BNN requires a circuit to implement a neuron, i.e., to perform the multiply and accumulate (MAC) operation and the neural activation. BNN implementations based on Si complementary metal oxide semiconductor (CMOS) and field-programmable gate array (FPGA) typically require elaborate hardware for GRNGs, MAC operation, and the activation function, rendering them area and energy inefficient¹⁸⁻²⁰. Moreover, these demonstrations are based on the von-Neumann architecture with separate memory and logic units, requiring frequent shuttling of data between the two. BNN accelerators based on emerging and nonvon Neumann memristive and spintronic synapses utilize cycle-tocycle variability in switching to generate Gaussian random numbers (GRNs)²¹⁻²³. However, these GRNG-based synapses are limited to mean (μ) of 0 and standard deviation (σ) of 1 and require extensive CMOS-based peripheral circuitry to obtain unrestricted μ and σ values. For example, multiplication and addition operations are used to transform N(0,1) to $N(\mu,\sigma) = \sigma^*N(0,1) + \mu$. Finally, two-terminal memristors also lack the capability to emulate neurons for the activation functions. Therefore, energy and area efficient acceleration of BNNs will benefit from a standalone hardware platform, which can offer both neurosynaptic functionalities as well as programmable stochasticity.

In this work, we introduce three-terminal memtransistor technology based on two-dimensional (2D) monolayer MoS_2 and WSe_2 offering all computational primitives needed for a BNN accelerator. First, we realize an ultra-low power GRNG-based synapse by exploiting the cycle-to-cycle variability in programming/erasing operation in the MoS_2 memtransistor. Next, using a circuit comprising of two memtransistors we achieve reconfigurable μ and σ . Activation functions such as hyperbolic tangent (tanh) and sigmoid are also realized using the integration of n-type MoS_2 and V-doped p-type WSe_2 memtransistors. Finally, we demonstrate a crossbar array architecture in order to implement on-chip BNN inference. Furthermore, the entire network is simulated using LTSpice and uncertainty decomposition is performed to identify the various sources of uncertainty.




Fig. 1 | Comparison of an artificial neural network (ANN) and a Bayesian neural network (BNN). Schematic of a an ANN and b a BNN. The synapses of ANN are

Results


2D memtransistors

This 2D memtransistor has a back-gated geometry, where, Al₂O₃ is used as the gate dielectric and TiN/Pt is used as the gate electrode (see the "Methods" section and our earlier publications 24-27 for details on fabrication). We have used monolayer MoS₂^{28,29} and V-doped WSe₂³⁰ grown using metal organic chemical vapor deposition (MOCVD) described in our previous reports as the channel materials. The choice of 2D materials is motivated by recent demonstrations highlighting the technological viability of 2D materials^{28,31,32} and their wide-scale adoption in brain-inspired computing³³⁻⁴². The transfer characteristics, i.e., drain current (I_{DS}) versus gate-to-source voltage (V_{CS}) for drain-to-source voltage (V_{DS}) of 1V for 250 MoS₂ memtransistor demonstrating unipolar *n*-type behavior and the distribution of their threshold voltage $(V_{TH,n})$ are shown in Fig. 2a, b. The transfer characteristics for 20 V-doped WSe2 memtransistors demonstrating unipolar p-type behavior is shown in Fig. 2c. Here the WSe₂ is doped with 1.1% V to realize unipolar p-type characteristics³⁰. Figure 2d shows the distribution of the threshold voltage $(V_{TH,p})$ for WSe₂ memtransistors. Here, the threshold voltages are extracted using the constant-current method, at 0.1 nA μm⁻¹. The device-to-device variation is seen to be low in both cases.

The memtransistors offers analog and non-volatile charge-trap memory. The memtransistor can be programmed i.e., the threshold voltage of the device can be decreased by applying a program pulse to the back-gate with a large negative voltage (V_P) . Figure 2e demonstrates the post-programmed transfer characteristics of a MoS₂ memtransistor for $V_{\rm DS}$ = 0.1 V, measured after programming with different V_P . Similarly, MoS₂ memtransistor can be erased i.e., the threshold voltage of the device can be increased by applying an erase pulse to the back-gate with a large positive voltage (V_E) , as shown in Supplementary Fig. 1b. A pulse duration (t) of 100 μs is used for both programming and erasing. The dependence of programming and erasing, on t_P is shown in Supplementary Fig. 1c, d, respectively. The non-volatile nature of the MoS₂ memtransistor is shown in Fig. 2f, where the retention characteristics for five different conductance states are demonstrated for 2000 s. The characterization of memory of WSe₂ memtransistors is shown in Supplementary Fig. 2. The working principle of this analog and non-volatile memory has been described in detail in our earlier report³⁵.

Gaussian random number generator-based synapse

We have demonstrated Gaussian synapses for a probabilistic neural network in our prior work, where the synapses were realized by mimicking the Gaussian function³³. However, BNN accelerators require GRNGs and they typically rely on techniques such as cumulative density function inversion, central limit theorem (CLT)-based approximation, and the Wallace method to sample standard GRNs¹⁸⁻²⁰. These methods typically require linear feedback shift registers, multipliers, and adders, involving numerous transistors to implement the GRNGs, rendering them area and energy inefficient. In contrast, here we use



represented by single-valued weights while the synapses of a BNN is represented by probability distributions.




Fig. 2 | **Programmable memtransistors. a** Device-to-device variation in the transfer characteristics, i.e., drain current $(I_{\rm DS})$ versus gate-to-source voltage $(V_{\rm GS})$ for drain-to-source voltage $(V_{\rm DS})$ of 1 V for 250 MoS₂ memtransistors, demonstrating unipolar n-type transport. Distribution of **b** threshold voltage $(V_{\rm TH,}n)$ extracted from 250 MoS₂ memtransistors. **c** Device-to-device variation in the transfer characteristics for 20 V-doped WSe₂ memtransistors, demonstrating unipolar p-type transport. Distribution of **d** threshold voltage $(V_{\rm TH,}p)$ extracted from 20 WSe₂ memtransistors. The corresponding means (μ) and standard deviations (σ) are denoted in the inset. Memtransistors offers analog and non-volatile memory,

where their threshold voltage can be adjusted by applying a programming pulse to the back gate. **e** Transfer characteristics of a post-programmed MoS₂ memtransistor obtained by applying negative programming voltages (V_p) of different amplitudes for pulse duration (t) of 100 μ s. **f** Analog retention characteristics, i.e., post-programmed I_{DS} versus time measured at $V_{GS}=0$ V, for five different states. **g** The impact of programming/erasing on device-to-device variation, demonstrated using different V_{GS} sweep ranges. **h** $\sigma_{V_{ThLR}}$ as a function of V_P and erasing voltage (V_F) applied during V_{GS} sweeps. An increase in variation is seen for high V_P/V_F .

cycle-to-cycle variation in the programmability of our MoS₂ memtransistor to generate GRNs. While cycle-to-cycle variation is undesirable for traditional computing, it can be exploited to reduce the design complexity of a BNN accelerator^{21,22,43}. To demonstrate the effect of programming on variation, we use dynamic programming on 40 MoS₂ memtransistors, where we measure the transfer characteristics with different $V_{\rm GS}$ sweep ranges. To evaluate the effect of $V_{\rm P}$ ($V_{\rm E}$), the maximum positive (negative) $V_{\rm GS}$ is fixed at +2 V (-2 V), while the maximum negative (positive) $V_{\rm GS}$ is stepped from -3 to -13 V (3 to 13 V). As shown in Fig. 2g, high $V_{\rm P}$ and $V_{\rm E}$ (±13 V) increases the device-to-device variation (post programming/erasing). High $V_{\rm P}$ and $V_{\rm E}$ (beyond ±7 V) results in significant $V_{\rm TH}$ shift (see Supplementary Fig. 3), while also increasing $\sigma_{V_{\rm TH}}$, as shown in Fig. 2h. This increase in device-to-device variation for high $V_{\rm P}$ and $V_{\rm E}$ is also accompanied by an increase in the cycle-to-cycle variation.

To utilize the cycle-to-cycle variation, the gate of a MoS₂ memtransistor is subjected to successive erase-program-read pulse cycles with $V_{\rm F} = 13$ V, $V_{\rm P} = -13$ V, and read voltage $(V_{\rm R})$ of 0 V as shown in Fig. 3a. The corresponding $V_{\rm DS}$ values were 0, 0 and 0.1 V, respectively. The conductance (G) of the memtransistor, measured at each read step, is shown in Fig. 3b for 200 cycles. As evident from the histogram shown in Fig. 3c, G follows a Gaussian distribution, with mean, $\mu_G = 3.5$ nS and, standard deviation, $\sigma_G = 0.9$ nS. The quantile-quantile (Q-Q) plot of G further confirms the Gaussian distribution. The quantiles of G (represented using circles) are plotted against the theoretical quantiles from a Gaussian distribution as shown in Fig. 3d. As expected, it closely follows a straight line. Note that the slope of the Q-Q plot represents σ_C and G corresponding to quantile 0 represents μ_G . Further characterization of 2D memtransitor-based GRNG has been done in our previous report⁴⁴. Here, the random distributions are observed as an effect of random nature of charge trapping which is typically observed in charge-trap memory devices 45,46. Hence, these memtransistors can also be replaced with standard three-terminal charge-trap flash memories such as TaN-Al₂O₃-Si₃N₄-SiO₂-Si (TANOS) and Si-SiO₂-Si₃N₄-SiO₂-Si

(SONOS)⁴⁷⁻⁴⁹. Nevertheless, MoS₂ memtransistors are used to generate a physical random variable that samples analog conductance values from a Gaussian distribution, i.e., $G \cdot N(\mu_G, \sigma_G)$. Moreover, the MoS₂ memtransistor can be used as a synapse, which scales the input by its synaptic weight. If input is applied as voltage to the drain terminal of the memtransistor, the output current is scaled by G, i.e., $I_{DS} = G.V_{DS}$, as shown in Fig. 3a. Therefore, by combining the cycle-to-cycle variation in G with the synaptic functionality of the memtransistor, we are able to realize a GRNG-based synapse. To implement a BNN accelerator, it's important to tune both μ_G and σ_G of the GRNG-based synapse independently. μ_G and σ_G can be tuned by modulating V_P in the erase-program-read pulse cycle, as shown in Fig. 3e. However, μ_G and σ_G are found to be coupled, and the coefficient of variation ($C_V = \mu_G/\sigma_G$) depends on V_P , as shown in Fig. 3f. A similar trend is seen in μ_G , σ_G and C_V as a function of V_F , as shown in Supplementary Fig. 4.

Figure 4a shows the design of our GRNG-based synapse with independent control over its μ and σ , using two MoS₂ memtransistors, T₊ and T₋. While prior demonstrations rely on additional mathematical manipulations of the generated GRNs to establish control over their μ and σ , we are able to achieve it without any additional manipulations or circuitry^{21–23,43}. It is common practice in neural network accelerators to use two devices per synapse in order to map both positive and negative weights⁴⁹. Here, the input to the synapse, $V_{\rm in}$ is applied as + $V_{\rm in}$ and - $V_{\rm in}$ to T₊ and T₋, respectively, as shown in Fig. 4a. The current at the output node ($I_{\rm out}$) is then given by sum of currents through T₊ and T₋ i.e., $I_{\rm T_+}$ and $I_{\rm T_-}$, according to the Kirchhoff's current law (KCL) given by Eq. 1.

$$I_{\text{out}} = I_{\text{T}_{+}} + I_{\text{T}_{-}} = G_{+} . V_{\text{in}} - G_{-} . V_{\text{in}} = (G_{+} - G_{-}) . V_{\text{in}} = G_{\text{eff}} . V_{\text{in}}$$
 (1)

Here G_+ and G_- are the conductance of T_+ and T_- respectively and $G_{\rm eff}$ is the effective conductance of the synapse. While the conductance of a device is always positive, by modulating G_+ and G_- ,




Fig. 3 | **Gaussian random number generator (GRNG) using MoS2 memtransistor. a** Schematic of a MoS_2 memtransistor used as a GRNG. To generate gaussian random numbers (GRNs), the gate of a MoS_2 memtransistor is subjected to an erase-program-read pulse cycle 200 times with V_E of 13 V, V_P of -13 V, and read voltage (V_R) of 0 V, while the drain is subjected to $V_{\rm in}$ of 0, 0 and 0.1 V, respectively. **b** The corresponding conductance (G) of the MoS_2 memtransistor measured at each read step, demonstrating random fluctuations in G. **c** Histogram

demonstrating that G follows a Gaussian distribution, with μ_G = 3.5 nS and σ_G = 0.9 nS. **d** The quantile-quantile (Q-Q) plot of G, confirming its Gaussian distribution. The quantiles of G (represented using circles) are plotted against the theoretical quantiles from a Gaussian distribution, which follows the straight line expected for a Gaussian distribution. **e** Dependence of μ_G and σ_G and the corresponding **f** coefficient of variation (C_v) on V_P . Here, V_P is changed in the erase-program-read pulse cycle. μ_G and σ_G are seen to be coupled.




Fig. 4 | **GRNG-based synapse and modified tanh activation function. a** Schematic of the GRNG-based synapse. The input to the synapse, $V_{\rm in}$ is applied as $+V_{\rm in}$ and $-V_{\rm in}$ to the memtransistors, T_+ and T_- with conductance G_+ and G_- (modulated using V_{G_+} and V_{G_-}), respectively. The effective conductance of this synapse is given by $G_{\rm eff} = G_+ - G_-$, allowing positive and negative conductance. **b** Waveform applied to the synapse to generate GRNs with independent control over μ and σ . **c** G_+ , $-G_-$ and $G_{\rm eff}$ of the synapse sampled 300 times, where T_+ controls σ and T_- controls μ . GRNG-based synapse showing **d** independent control of μ _{$G_{\rm eff}$} for constant σ _{$G_{\rm eff}$} and

e independent control of $\sigma_{C_{\mathrm{eff}}}$ for constant $\mu_{G_{\mathrm{eff}}}$. **f** Linear scaling of the synaptic output (I_{out}) distribution as the function of V_{in} . **g** Schematic of circuit for the modified tanh activation function using a n-type MoS_2 memtransistor (T1) and a V-doped p-type WSe_2 memtransistor (T2), where the input voltage (V_S) is applied to the gate terminal of T1 and T2. **h** The transfer characteristics of the circuit (solid line) i.e., output voltage (V_O) versus V_S , closely models the tanh activation function (dotted line).

using V_{G_+} and V_{G_-} (by applying different V_P), we can obtain both positive and negative $G_{\rm eff}$. To control $\mu_{G_{\rm eff}}$ and $\sigma_{G_{\rm eff}}$, T_+ is subjected to successive erase-program-read pulse cycles, while T_- is programmed to a given state and subsequently only read, using the waveforms shown in Fig. 4b. This results in G_+ being drawn from a Gaussian distribution, with $\mu_{G_+} = 5$ nS and $\sigma_{G_+} = 0.49$ nS i.e., $G_+ \sim N(5,0.49)$ nS and G_- having a constant value of ≈ 8.89 nS, as shown in Fig. 4c. $G_{\rm eff}$ is expected to be drawn from a distribution with $\sigma_{G_{\rm eff}} = \sigma_{G_+}$ and

 $\mu_{G_{\rm eff}}$ = μ_{G_+} - G_- . This is confirmed by our measurements as shown in Fig. 4c, $G_{\rm eff}$ -N(-3.9,0.49) nS. Note that, G_- is not perfectly constant due to the presence of random telegraph fluctuations. However, the fluctuations were found to have a standard deviation of 0.06 nS, making its contribution negligible. The histograms and Q-Q plots of G_+ , G_- , and $G_{\rm eff}$ are shown in Supplementary Fig. 5. Figure 4d shows the independent control of $\mu_{G_{\rm eff}}$ for constant $\sigma_{G_{\rm eff}}$ using the GRNG-based synapse. Here, T_+ is subjected to the same erase-program-read

cycle, to obtain constant $\sigma_{G_{\mathrm{eff}}}$, whereas T_- is programmed to different states (using V_{P}) to tune $\mu_{G_{\mathrm{eff}}}$. Figure 4e shows the independent control of $\sigma_{G_{\mathrm{eff}}}$ for constant $\mu_{G_{\mathrm{eff}}}$. In order to modulate $\sigma_{G_{\mathrm{eff}}}$, σ_{G_+} is changed by applying different erase-program-read cycles (different V_{P}) to T_+ . Since this leads to an unfavorable change in μ_{G_+} , T_- is reprogrammed to account for the change in μ_{G_+} , to maintain a constant $\mu_{G_{\mathrm{eff}}}$. In a synapse, the distribution of I_{out} is expected to scale linearly with V_{in} , as given by Eq. 2.

$$I_{\text{out}} = G_{\text{eff}} \cdot V_{\text{in}} = N(\mu_{G_{\text{eff}}}, \sigma_{G_{\text{eff}}}) \cdot V_{\text{in}} = N(\mu_{G_{\text{eff}}}, V_{\text{in}}, \sigma_{G_{\text{eff}}}, V_{\text{in}}) = N(\mu_{I_{\text{out}}}, \sigma_{I_{\text{out}}})$$
(2)

This is demonstrated in Fig. 4f, where $\mu_{I_{out}}$ and $\sigma_{I_{out}}$ show linear dependence with respect to $V_{\rm in}$. The output characteristics of a MoS₂ memtransistor is shown in Supplementary Fig. 6 for positive and negative V_{DS} . While the current is highly non-linear and asymmetric for large $\pm V_{DS}$ values, it is seen to be sufficiently linear and symmetric between ± 0.1 V. Hence, we limit the maximum $V_{\rm in}$ to 0.1 V. The low $V_{\rm in}$ allows us to operate the synapse with extremely low currents, as shown in Fig. 4f, offering significant energy efficiency. Overall, we demonstrate independent control over $\mu_{G_{\mathrm{eff}}}$ and $\sigma_{G_{\mathrm{eff}}}$ to implement a GRNG-based synapse with just two MoS₂ memtransistors resulting in significant area and energy efficiency. Supplementary Fig. 7 demonstrates the stability of analog random number generation for numerous analog states for a total of 20,000 cycles. In addition, it demonstrates that both μ and σ increase as a function of V_{DS} and $|V_P|$, retaining the synaptic behavior for 20,000 cycles. Also, as cycle-to-cycle variation is used for random number generation, Supplementary Fig. 7 also represents that MoS₂ memtransistor has an endurance of at least 20,000 cycles. Higher endurance is desired for BNNs and this can be achieved through further optimization of MoS₂ memtransistors.

Neurons with modified hyperbolic tangent activation function

The hardware for activation function in neural accelerators is generally realized using standard CMOS-based analog and digital components. and hence these implementations do not utilize the advantages offered by emerging materials⁴⁹. Moreover, hyperbolic tangent (tanh) and sigmoid functions are highly non-linear, significantly complicating their hardware demonstration⁵⁰. We demonstrate a circuit for a modified tanh (m-tanh) activation function using a n-type MoS₂ memtransistor (T1) and a V-doped p-type WSe₂ memtransistor (T2) as shown in Fig. 4g. The transfer function of the circuit i.e., output voltage (V_0) versus input voltage (V_s) closely follows the tanh activation function as shown in Fig. 4h. The maximum of the m-tanh activation function is determined by the drain voltage ($V_{\rm DD}$). Here, $V_{\rm S}$ is applied to the gate of T1 and T2. T1 and T2 are programmed to ensure that the m-tanh function passes through the origin. Note that when $V_S = -2 \text{ V}$, T1 operates in the off-state and T2 operates in the on-state, resulting in $V_{\rm O} = -V_{\rm DD}$, whereas for $V_{\rm S}$ = 2 V, T1 operates in the on-state and becomes more conductive than T2, which results in $V_0 = V_{DD}$. While this output characteristics is wellknown^{49,51}, to the best of our knowledge it has not been used to implement activation functions, as the activation functions are typically implemented using look-up-tables⁴⁹. In addition, modified sigmoid activation function can be realized by applying 0 V to the drain terminal of T1, as shown in Supplementary Fig. 8.

Crossbar array architecture

The crossbar array architecture is routinely used in neural network accelerators to perform the MAC operation of a neuron. Figure 5a shows the circuit used to implement a portion of a BNN shown in Fig. 5b, where M=4 input neurons are connected to N=1 output neuron. Each input neuron is multiplied with their corresponding synaptic weight distributions and the resultants are summed at the output neuron (MAC operation). The resultant of the MAC operation is passed through the m-tanh activation function, to obtain the output.

To implement this on circuit, as shown in Fig. 5a, the conductance distribution of a synapse in the i^{th} row, j^{th} column and k^{th} layer $(G_{ij}^{(k)})$, given by the combination of $G_{ij}^{(k)}$ and $G_{ij}^{(k)}$ is modulated using $V_{G_j}^{(k)}$ and $V_{G_j}^{(k)}$ lines. Inputs to i^{th} row and k^{th} layer are applied as voltages $(\pm V_i^{(k)})$. The current through the j^{th} column, due to these synapses is then given by the dot product of $V_i^{(k)}$ and $G_{ij}^{(k)}$, according to KCL. To obtain a voltage proportional to this dot product, we use a sense transistor, as shown in Fig. 5a. The voltage-drop $(V_{S_j}^{(k)})$ across this sense transistor is given by Eq. 3.

$$V_{Sj}^{(k)} = \frac{\sum_{i=1}^{M} V_i^{(k)} G_{ij}^{(k)}}{G_{Sj}^{(k)} + \sum_{i=1}^{M} G_{ij}^{(k)}}$$
(3)

Here, $G_{S_j^{(k)}}^{(k)}$ is the conductance of the sense transistor, and is modulated using $V_{\mathrm{sense}}^{(k)}$. Using $V_{S_j^{(k)}}^{(k)}$ allows us to seamlessly integrate the circuit for m-tanh activation function into the crossbar array as shown in Fig. 5a, to obtain the corresponding output $(V_{O_j}^{(k)})$. There are some non-idealities which are also accounted for. First, the synaptic weight distribution $(W_{ij}^{(k)})$ is mapped to the crossbar array by using a conductance scaling factor (α) to obtained $G_{ij}^{(k)}$. Second, the denominator of $V_{S_j^{(k)}}^{(k)}$ (Eq. 3) presents a non-ideality, which can be expressed as the product of α and a non-ideality factor $(\gamma^{(k)})$. By mapping the input $(x_i^{(k)})$ to $V_i^{(k)}$, using $\gamma^{(k)}$ as the scaling factor, ideal $V_{S_j^{(k)}}^{(k)}$ and $V_{O_j^{(k)}}^{(k)}$ can be obtained as shown in Eq. 4.

$$V_{Sj}^{(k)} = \frac{\sum_{i=1}^{M} V_{i}^{(k)} G_{ij}^{(k)}}{G_{Sj}^{(k)} + \sum_{i=1}^{M} G_{ij}^{(k)}} = \frac{\sum_{i=1}^{M} \left(x_{i}^{(k)} \gamma^{(k)} \right) \cdot \left(W_{ij}^{(k)} \cdot \alpha \right)}{\gamma^{(k)} \cdot \alpha} = \sum_{i=1}^{M} x_{i}^{(k)} W_{ij}^{(k)}$$
(4a)

$$V_{0j}^{(k)} = \tanh\left(V_{Sj}^{(k)}\right) = \tanh\left(\sum_{i=1}^{M} x_i^{(k)} W_{ij}^{(k)}\right)$$
 (4b)

 $G_{\mathrm{S}j}^{(k)}$ is used to make sure that each column of the crossbar array has the same $\gamma^{(k)}$. With this proposed scheme, we can evaluate the dot product between $x_i^{(k)}$ and $W_{ij}^{(k)}$ in the voltage domain and use the m-tanh activation function to obtain the ideal output, $V_{\mathrm{O}j}^{(k)}$. Note that this scheme is not limited to the implementation of a BNN and can be adopted to implement standard ANN crossbar arrays with tanh and sigmoid activation functions.

Neural network evaluation

We evaluate the performance of our BNN implementation using the PIMA Indian Diabetes dataset. This dataset consists of nine parameters such as number of pregnancies, glucose levels, insulin levels, body mass index, age, etc. To classify this dataset, we use a fully connected $8\times10\times2$ BNN, i.e., it has an input layer with 8 neurons, one hidden layer with 10 neurons, and an output layer with 2 neurons. The dataset with 767 instances is divided into 720 for training and 47 for testing. "Bayes by Backprop" algorithm, with a Gaussian prior is used to train the synaptic weight distributions 12,52 (see the "Methods" for details). The BNN is trained off-chip for 300 epochs as shown in Fig. 5c, to obtain train accuracy of 75.41% and test accuracy of 80.85%. Similar accuracy numbers have been reported in prior works $^{53-55}$.

Figure 5d shows the circuit of the BNN used to classify the PIMA Indians dataset. Here, the synapses are arranged in the crossbar array architecture. The BNN circuit to classify PIMA Indian diabetes dataset is evaluated using LTSpice simulations (See "Methods" for details). Note that, at the output layer we do not use the tanh activation function. Instead, following Eq. 6, the output of the BNN, $V_{Sj}^{(k)}$ is sampled Z = 100 times to obtain a distribution, and its mean is used to make the classification. Using the LTSpice simulations, we are able replicate the




Fig. 5 | **Crossbar array architecture to implement the BNN.** a Schematic of a portion of a BNN, where multiple input neurons are connected to one output neuron through multiple synapses. **b** The corresponding circuit implementation using the crossbar array architecture. Here, a sense transistor is used to obtain a voltage $(V_{SJ}^{(k)})$ proportional to the dot product between the inputs $(V_{i}^{(k)})$ and synaptic distributions $(G_{ij}^{(k)})$, where i,j, and k represents the row, column, and layer, respectively. $V_{SJ}^{(k)}$ is applied to the tanh activation circuit to obtain the output $(V_{OJ}^{(k)})$. **c** Training and testing curves for 300 epochs of the BNN constructed to classify the

PIMA Indians dataset. **d** Circuit implementation of the BNN to perform inference on-chip. **e** Accuracy and predicative accuracy as function of model variation. Here, the effect of variation in synaptic devices, sense resistors, and activation function is demonstrated. **f** Total entropy, aleatoric entropy and epistemic entropy as a function of model variation. **g** Accuracy and predictive accuracy as a function of input variation. **h** Total entropy, aleatoric entropy and epistemic entropy as a function of input variation.

test accuracy of 80.85%. The BNN circuit consumes a miniscule 18.37 nJ/test sample in order to make the classification (see "Methods" for details).

While the cycle-to-cycle variation in memtransistors is useful for the generation of Gaussian random numbers, the device-to-device variation observed along with it is undesirable for the operation of a neural network. Supplementary Note 1 and Supplementary Fig. 9 discusses a method to model and reduce the device-to-device variation. Since, some variation is still expected to exist, we evaluate its effect on the performance of the circuit for the Bayesian neural network. We implement up to 10 % variation for the parameters of the synapse: μ_{G_*} , $\sigma_{G_{\perp}}$, and G_{-} , which results in a corresponding variation in $G_{\rm eff}$, the parameters of the tanh function: $V_{TH,n}$ and $V_{TH,p}$, and for the *n*-type FET and the p-type FET, and the conductance of the sense resistor G_S . These parameters are drawn from Gaussian distributions where the mean is given by expected parameter value and standard deviation of up to 10% is considered. Figure 5e shows the effect of device-to-device (model) variation on the test accuracy and predictive accuracy. The predictive accuracy demonstrates how well the predictions of the expected correct classes are made. Here, the BNN is simulated and averaged over 5 runs. While, we observe a decrease in the test accuracy, it is not seen to significantly impact the operation of the BNN and an accuracy of \approx 60% is maintained for 10% variation.

In a BNN, we can use entropy estimation and entropy decomposition to quantify uncertainty and to find its source, respectively (see the "Methods" section for details). The distribution of $V_{Si}^{(k)}$ at the output layer can be used to calculate the uncertainty in classification^{56,57}. Figure 5f shows the total entropy, aleatoric entropy, and epistemic entropy as a function of model variation, calculated using Eqs. 8 and 9. In model variation, it was determined that the variation in synapses is more determinantal to the performance of BNN compared to variations in the neuron, due to the binary nature of our classification problem. For a multiclass problem, variations in the neuron are expected to have a larger impact on the accuracy. In Fig. 5f, we would expect the aleatoric uncertainty to remain unchanged and total entropy to increase. However, their extraction is impacted by the increased model variation. Nevertheless, as expected, the epistemic entropy increases as the model variation increases. As shown in Fig. 5g, h, an increase in the input variation results in the degradation of accuracy, along with an increase in the total and aleatoric entropy, while a constant epistemic entropy is maintained, as expected. Hence, in addition to the estimation of total entropy

using a BNN, with uncertainty decomposition various sources of entropy can be identified.

Discussion

This work demonstrates the development of computational primitives needed for a BNN accelerator, using 2D memtransistors. The cycle-tocycle variation in the programming of the MoS₂ memtransistor is exploited as a source of randomness and a circuit comprising of two such memtransistors is used to obtain an ultra-low-power and stochastic synapse, which allows sampling of both positive and negative weights from a Gaussian distribution with reconfigurable mean and standard deviation. We also developed circuits to implement the modified hyperbolic tangent and sigmoid activation functions based on the integration of MoS₂ and WSe₂ memtransistors. In addition, we integrate these components into a crossbar array architecture to perform efficient MAC operations and we develop a BNN circuit to perform on-chip inference to classify the PIMA Indians dataset and evaluate its performance using circuit simulations. Finally, we have also performed uncertainty decomposition in order to identify the various sources of uncertainty.

Methods

Device fabrication

 ${\rm MoS}_2$ memtransistors are fabricated using photolithography and e-beam lithography. Photo-lithography is used to define the back-gate islands. A p⁺⁺ Si substrate is first spin coated with LOR 5 A and baked at 180 °C for 120 s, and subsequently spin coated with SPR 3012 and baked at 95 °C for 60 s. Using Heidelberg MLA 150, the desired regions are exposed to 405 nm light. The exposed regions are developed using 1:1 CD 26 and DI water. To form the back gate islands, 20 nm TiN followed by 50 nm Pt is deposited through sputtering. 50 nm ${\rm Al}_2{\rm O}_3$ gate dielectric is deposited using atomic layer deposition. ${\rm Al}_2{\rm O}_3$ is etched from back gate contact regions using BCl₃ etch, where the etch region was defined by photolithography. Following this MOCVD ${\rm MoS}_2$ is transferred onto this substrate and the ${\rm MoS}_2$ transistors are fabricated as discussed in our previous reports^{28,51}. The fabrication of WSe₂ memtransistors have been discussed in our previous reports³⁰.

Electrical characterization

Lake Shore CRX-VF probe station and Keysight B1500A parameter analyzer were used to perform the electrical characterization at room temperature. The device-to-device variation measurements were performed using the FormFactor Cascade Summit 12000 semi-automated probe station.

BNN training and inference

According to the Bayes theorem, the weights of a BNN are given by posterior probability distributions given by Eq. 5.

$$p(W|D) = \frac{p(D|W). p(W)}{p(D)}$$
 (5)

Here D is the training data, p(W|D) is the posterior distribution, p(D|W) is the likelihood, p(W) is the prior, and p(D) is the evidence. The true posterior distribution is untraceable in BNNs and hence, methods such as variational inference¹² and Markov chain Monte Carlo (MCMC) sampling⁵⁸ are used to approximate the posterior distribution. Variational inference is typically preferred due to better convergence and scalability compared to MCMC²⁰. In the variational inference method, p(D|W) is estimated using a family of variational posterior distributions (typically Gaussian distributions), $q(W;\theta)$, where θ represents the variation parameters. For a Gaussian distribution, the variation parameters are its mean and standard deviation, i.e., $\theta = \mu, \sigma$. The estimation is performed by minimizing the Kullback-Leibler divergence between p(D|W) and $q(W;\theta)$. In the training phase, for each synapse, μ and σ are

learned using the traditional backpropagation method¹². Here, σ represents the uncertainty introduced by each synapse. To perform inference using a BNN, multiple forward passes of the trained network is evaluated. During each forward pass, each of the Gaussian weight distributions are sampled once. The output of the network or the predictive distribution is obtained by averaging the outputs of these forward passes obtained by sampling the weight distributions. It can be approximated by drawing Z Monte Carlo samples and finding its mean given by Eq. 6.

$$p(y^*|x^*,D) \approx \frac{1}{Z} \sum_{z=1}^{Z} p(y^*|x^*,W^z)$$
 (6)

Here, x^* and y^* are the test input and output, respectively, D is the training data, and W^z represents the z^{th} Monte Carlo weight sample.

LTSpice Circuit Implementation

The synapses consisting of two memtransistors, T₊ and T₋ are modeled using resistors. During the read step, V_R or of 0 V is applied to prevent read-disturb and $V_{\rm in}$ is applied such that the transistors are operating in the linear part of the triode region. Hence, these memtransistors are modeled using resistors. Here, T₁ is modeled as a resistor which draws from Gaussian conductance distribution given by $G_+ \sim N(\mu_{G_+}, \sigma_{G_+})$ and T_- is modeled as a resistor set to a constant conductance of G_{-} . The weight distributions are mapped to conductance distributions with $\alpha = 10^{-9}$. For the actual circuit implementation using memtransistors, in order to program and reprogram the crossbar array, we propose to use a scheme where all devices are erased with a high $V_{\rm F}$ of 13 V. Following that, each device must be programmed with the separate $V_{\rm P}$ values to set them to their expected states, requiring additional storge to store V_P values. The sense transistor is modeled using a resistor, ensuring that each column of the crossbar array has the same $y^{(k)}$. $y^{(k)}$ is determined for each layer and multiplied with $x_i^{(k)}$ to obtain $V_i^{(k)}$. The tanh activation function is implemented using the combination of an *n*-type FET and a *p*-type FET. $V_{\rm DD}$ of 1 V is used for the m-tanh activation circuit.

Energy analysis

The total energy consumption of the BNN accelerator is given by Eq. 7.

$$E_{\text{Total}} = E_{\text{syn}} + E_{\text{sense}} + E_{\text{tanh}} + E_{\text{P}} + E_{\text{E}}$$

$$= \sum_{N} \left[(I_{\mathsf{T}_{+}} + I_{\mathsf{T}_{-}}) V_{\mathsf{in}} t \right]_{\mathsf{syn}} + \left[I_{\mathsf{S}} V_{\mathsf{S}} t \right]_{\mathsf{sense}} + \left[(I_{\mathsf{T}1} + I_{\mathsf{T}2}) V_{\mathsf{DD}} t \right]_{\mathsf{tanh}} + E_{\mathsf{P}} + E_{\mathsf{E}}$$
(7a)

$$E_{P} + E_{E} = \sum_{N-100} t (I_{P} V_{P} + I_{E} V_{E}) + \sum_{100} [Qt (I_{P} V_{P} + I_{E} V_{E})]_{P,E}$$
 (7b)

Here, $E_{\rm Total}$ represents the total energy consumption per test sample. $E_{\rm syn}$, $E_{\rm sense}$, and $E_{\rm tanh}$ represents the total energy consumption by the synapses, sense resistors, and the tanh circuit, respectively, during the inference step. $I_{\rm S}$ represents the current through the sense resistor and N is the total number of devices. $E_{\rm P}$ and $E_{\rm E}$ represents the energy consumption for programming and erasing operation on these components. $I_{\rm P}$ and $I_{\rm E}$ respectively, are the gate currents associated with programming and erase operations. Here, only half of the synaptic devices (100 devices) needs to be erased and programmed for Z = 100 Monte Carlo samples. The rest of the synaptic devices, sense transistors, and tanh circuit components are erased and programmed once and subsequently only used for inference. For $E_{\rm P}$ and $E_{\rm E}$ evaluations, maximum $I_{\rm P}$, $V_{\rm P}$, $I_{\rm E}$, $V_{\rm E}$ values expected are used. Using Eq. 7, $E_{\rm syn}$ of 18 nJ, $E_{\rm sense}$ of 0.025 nJ, and $E_{\rm tanh}$ of 0.012 nJ are obtained from LTSpice simulations and $E_{\rm P}$ + $E_{\rm E}$ of 0.34 nJ is estimated for a total of Z = 100

Monte Carlo samples, resulting in an E_{Total} of 18.37 nJ. Note that while the program/erase voltages are high compared to other emerging memory technologies such as memristors and phase-change memory, the energy consumption associated with memtransistors is low as the program (gate) currents are on the order of pA and since the transistors are biased with a drain voltage of 0 V during programming/ erasing, there is no drain current (See Supplementary Table 1 for energy analysis of various emerging memories)⁵⁹.

Entropy calculation and decomposition

The softmax of predictive distribution can be used to calculate the uncertainty in classification or entropy given by Eq. 8. 56,57.

$$H(p(\hat{y}^*|x^*,D)) = -\sum_{j=1}^{J} p_j(\hat{y}^*|x^*,D)^* \log(p_j(\hat{y}^*|x^*,D))$$
(8)

Here, \hat{y}^* is the softmax output and J is the number of output classes. The entropy can be decomposed into epistemic entropy, i.e., uncertainty in model and aleatoric entropy, i.e., uncertainty in data as shown in Eq. 9.

$$H(p(\hat{y}^*|x^*,D)) = \prod (p(\hat{y}^*|x^*,D)) + E_{W-q(W;\theta)}[H(p(\hat{y}^*|x^*,W))]$$
(9)

Here, on the right-hand side, the first term represents epistemic entropy and the second term represents aleatoric entropy. Aleatoric entropy is the average entropy for fixed weights and hence the uncertainty arises from the data. Epistemic entropy can be obtained by subtracting aleatoric entropy from total entropy, following Eq. 9.

Data availability

The datasets generated during and/or analyzed during the current study are available from the corresponding authors on reasonable request.

Code availability

The codes used for plotting the data are available from the corresponding authors on reasonable request.

References

- Chauhan, R., Ghanshala, K. K. & Joshi, R. C. Convolutional neural network (CNN) for image detection and recognition. In 2018 First International Conference on Secure Cyber Computing and Communication (ICSCCC) pp. 278–282 (IEEE, 2018).
- Fente, D. N. & Kumar Singh, D. Weather forecasting using artificial neural network. In 2018 Second International Conference on Inventive Communication and Computational Technologies (ICICCT) pp. 1757–1761 (IEEE, 2018).
- Guresen, E., Kayakutlu, G. & Daim, T. U. Using artificial neural network models in stock market index prediction. Expert Syst. Appl. 38, 10389–10397 (2011). pp.
- Le, T. H. Applying artificial neural networks for face recognition. Adv. Artif. Neural Syst. 2011, 1–16 (2011).
- Nirkhi, S. Potential use of artificial neural network in data mining. In The 2nd International Conference on Computer and Automation Engineering (ICCAE) pp. 339–343 (IEEE, 2010).
- Nusrat, I. & Jang, S.-B. A comparison of regularization techniques in deep neural networks. Symmetry 10, 648 (2018).
- Ding, L. et al. Capture Uncertainties in Deep Neural Networks for Safe Operation of Autonomous Driving Vehicles, 2021 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom), pp. 826–835 (2021).
- Chakraborty, S. & Ghosh, M. Applications of Bayesian Neural Networks in Prostate Cancer Study. 28, Handbook Stat. 241–262 (2012).

- Ticknor, J. L. A Bayesian regularized artificial neural network for stock market forecasting. Expert Syst. Appl. 40, 5501–5506 (2013).
- Shi, J., Zhu, Y., Khan, F. & Chen, G. Application of Bayesian Regularization Artificial Neural Network in explosion risk analysis of fixed offshore platform. J. Loss Prev. Process Industries 57, 131–141 (2019).
- Kayri, M. Predictive Abilities of Bayesian Regularization and Levenberg-Marquardt Algorithms in Artificial Neural Networks: A Comparative Empirical Study on Social Data. *Math. Comput. Appl.* 21, 20 (2016).
- 12. Blundell, C., Cornebise, J., Kavukcuoglu, K. & Wierstra, D. Weight uncertainty in neural networks. *ArXiv*, abs/1505.05424 (2015).
- MacKay, D. J. C. A practical Bayesian framework for backpropagation networks. Neural Comput. 4, 448–472 (1992).
- Gal, Y. & Ghahramani, Z. Bayesian convolutional neural networks with bernoulli approximate variational inference. ArXiv abs/ 1506.02158 (2015).
- Chen, W. et al. Quantization of deep neural networks for accurate edge computing. ACM J. Emerg. Technol. Comput. Syst. 17, 1–11 (2021).
- Marchisio, A. et al. Deep learning for edge computing: current trends, cross-layer optimizations, and open research challenges. 2019 IEEE Computer Society Annual Symposium on VLSI (IVLSI), pp. 553–559 (2019).
- Ardakani, A., Condo, C. & Gross, W. J. Fast and efficient convolutional accelerator for edge computing. *IEEE Trans. Computers* 69, 138–152 (2020).
- Hirayama, Y., Asai, T., Motomura, M. & Takamaeda, S. A hardwareefficient weight sampling circuit for Bayesian neural networks. 2020 10, 10 (2020).
- Cai, R., Ren, A., Wangy, L., Pedramy, M. & Wang, Y. Hardware Acceleration of Bayesian Neural Networks Using RAM Based Linear Feedback Gaussian Random Number Generators. In 2017 IEEE International Conference on Computer Design (ICCD) pp. 289–296 (IEEE, 2017).
- Cai, R. et al. VIBNN: Hardware Acceleration of Bayesian Neural Networks. In Proc. Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems (2018).
- Malhotra, A., Lu, S., Yang, K. & Sengupta, A. Exploiting oxide based resistive RAM variability for Bayesian neural network hardware design. *IEEE Trans. Nanotechnol.* 19, 328–331 (2020).
- Dalgaty, T., Esmanhotto, E., Castellani, N., Querlioz, D. & Vianello, E. Ex situ transfer of bayesian neural networks to resistive memorybased inference hardware. Adv. Intell. Syst. 3, 2000103 (2021).
- 23. Yang, K., Malhotra, A., Lu, S. & Sengupta, A. All-spin Bayesian neural networks. *IEEE Trans. Electron Devices* **67**, 1340–1347 (2020).
- Pendurthi, R. et al. Heterogeneous integration of atomically thin semiconductors for non-von Neumann CMOS. Small 2202590 (2022).
- 25. Dodda, A., Trainor, N., Redwing, J. & Das, S. All-in-one, bio-inspired, and low-power crypto engines for near-sensor security based on two-dimensional memtransistors. *Nat. Commun.* **13**, 1–12 (2022).
- Zheng, Y. et al. Hardware implementation of Bayesian network based on two-dimensional memtransistors. *Nat. Commun.* 13, 5578 (2022).
- Radhakrishnan, S. S. et al. A sparse and spike-timing-based adaptive photo encoder for augmenting machine vision for spiking neural networks. Adv. Mater. 202535 (2022).
- Sebastian, A., Pendurthi, R., Choudhury, T. H., Redwing, J. M. & Das, S. Benchmarking monolayer MoS₂ and WS₂ field-effect transistors. *Nat. Commun.* 12, 693 (2021).
- Dodda, A. et al. Stochastic resonance in MoS₂ photodetector. Nat. Commun. 11, 4406 (2020).

- 30. Kozhakhmetov, A. et al. Controllable p-type doping of 2D WSe2 via vanadium substitution. *Adv. Funct. Mater.* **31**, 2105252 (2021).
- Das, S. et al. Transistors based on two-dimensional materials for future integrated circuits. Nat. Electron. 4, 786–799 (2021).
- 32. Zhu, K. et al. The development of integrated circuits based on twodimensional materials. *Nat. Electron.* **4**, 775–785 (2021).
- Sebastian, A. et al. Gaussian synapses for probabilistic neural networks. Nat. Commun. 10, 4199 (2019).
- Subbulakshmi Radhakrishnan, S., Sebastian, A., Oberoi, A., Das, S. & Das, S. A biomimetic neural encoder for spiking neural network. Nat. Commun. 12, 2143 (2021).
- Jayachandran, D. et al. A low-power biomimetic collision detector based on an in-memory molybdenum disulfide photodetector. *Nat. Electron.* 3, 646–655 (2020).
- Das, S., Dodda, A. & Das, S. A biomimetic 2D transistor for audiomorphic computing. Nat. Commun. 10, 3450 (2019).
- Arnold, A. J. et al. Mimicking neurotransmitter release in chemical synapses via hysteresis engineering in MoS2 transistors. ACS nano 11, 3110–3118 (2017).
- Ko, T. J. et al. Two-dimensional near-atom-thickness materials for emerging neuromorphic devices and applications. iScience 23, 101676 (2020).
- Kwon, K. C., Baek, J. H., Hong, K., Kim, S. Y. & Jang, H. W. Memristive devices based on two-dimensional transition metal chalcogenides for neuromorphic computing. *Nanomicro Lett.* 14, 58 (2022).
- Bian, J., Cao, Z. & Zhou, P. Neuromorphic computing: devices, hardware, and system application facilitated by two-dimensional materials. *Appl. Phys. Rev.* 8, 041313 (2021).
- 41. Mennel, L. et al. Ultrafast machine vision with 2D material neural network image sensors. *Nature* **579**, 62–66 (2020).
- Wu, P. et al. Next-generation machine vision systems incorporating two-dimensional materials: progress and perspectives. *InfoMat*, 4, e12275 (2021).
- 43. Dalgaty, T. et al. In situ learning using intrinsic memristor variability via Markov chain Monte Carlo sampling. *Nat. Electron.* **4**, 151–161 (2021).
- Wali, A., Ravichandran, H. & Das, S. A machine learning attack resilient true random number generator based on stochastic programming of atomically thin transistors. ACS Nano 15, 17804–17812 (2021).
- 45. Danial, L., Gupta, V. Pikhay, E. Roizin, Y. & Kvatinsky, S. Modeling a floating-gate memristive device for computer aided design of neuromorphic computing. pp. 472–477, (2020).
- Monzio Compagnoni, C., Gusmeroli, R., Spinelli, A. S. & Visconti, A. Analytical model for the electron-injection statistics during programming of nanoscale nand flash memories. *IEEE Trans. Electron Devices* 55, 3192–3199 (2008).
- 47. Han, J. K. et al. Cointegration of single-transistor neurons and synapses by nanoscale CMOS fabrication for highly scalable neuromorphic hardware. *Sci. Adv.* **7**, eabg8836 (2021).
- Hwang, S. et al. Capacitor-based synaptic devices for hardware spiking neural networks. *IEEE Electron Device Lett.* 43, 549–552 (2022).
- Xiao, T. P., Bennett, C. H., Feinberg, B., Agarwal, S. & Marinella, M. J. Analog architectures for neural network acceleration based on non-volatile memory. *Appl. Phys. Rev.* 7, 031301 (2020).
- 50. Chang, C.-H., Kao, H.-Y. & Huang, S.-H. Hardware implementation for multiple activation functions. pp. 1–2 (2019).
- Sebastian, A., Das, S. & Das, S. An annealing accelerator for ising spin systems based on in-memory complementary 2D FETs. Adv. Mater. 34, e2107076 (2022).
- Antoran, J. Bayesian-Neural-Networks. https://github.com/ JavierAntoran/Bayesian-Neural-Networks (2019).

- 53. Zou, Q. et al. Predicting diabetes mellitus with machine learning techniques. *Front. Genet.* **9**, 515 (2018).
- Vaishali, R., Sasikala, R. Ramasubbareddy, S. Remya, S. & Nalluri, S. Genetic algorithm based feature selection and MOE Fuzzy classification algorithm on Pima Indians Diabetes dataset. pp. 1–5 (2017).
- 55. Zolfaghari. R. Diagnosis of Diabetes in Female Population of Pima Indian Heritage with Ensemble of BP Neural Network and SVM. *IJCEM International Journal of Computational Engineering & Management* **15**, 2230–7893 (2012).
- Kwon, Y., Won, J.-H., Kim, B. J. & Paik, M. C. Uncertainty quantification using Bayesian neural networks in classification: application to biomedical image segmentation. *Comput. Stat. Data Anal.* 142, 106816 (2020).
- 57. Kendall, A. & Gal, Y. What uncertainties do we need in Bayesian deep learning for computer vision?. In *Proc. 31st International Conference on Neural Information Processing Systems* (Long Beach, California, USA, 2017).
- Andrieu, C., de Freitas, N., Doucet, A. & Jordan, M. I. An introduction to MCMC for machine learning. *Mach. Learn.* 50, 5–43 (2003).
- Kavehei, O. Memristive devices and circuits for computing, memory, and neuromorphic applications. Thesis (Ph.D.) University of Adelaide, School of Electrical and Electronic Engineering. (2012).

Acknowledgements

The work was supported by Army Research Office (ARO) through Contract Number W911NF192O338. Authors also acknowledge Mr. Shiva Subbulakshmi Radhakrishnan for help with m-tanh measurements. Authors also acknowledge the materials support from the National Science Foundation (NSF) through the Pennsylvania State University 2D Crystal Consortium–Materials Innovation Platform (2DCCMIP) under NSF cooperative agreement DMR-2O39351. A.K. and J.A.R. acknowledge funding support from Intel, Inc. through the Semiconductor Research Corporation Task 2746.

Author contributions

A.S. conceived the idea and designed the experiments. A.S. performed the experiments, analyzed the data. R.P. performed the fabrication and characterization of WSe $_2$ memtransistors. A.K. and N.T. synthesized the 2D materials under the supervision of J.A.R. and J.M.R., respectively. A.S. and S.D. discussed the results, agreed on their implications. All authors contributed to the preparation of the manuscript.

Competing interests

The authors declare no competing interests

Additional information

Supplementary information The online version contains supplementary material available at https://doi.org/10.1038/s41467-022-33699-7.

Correspondence and requests for materials should be addressed to Amritanand Sebastian or Saptarshi Das.

Peer review information *Nature Communications* thanks the anonymous reviewer for their contribution to the peer review of this work. Peer reviewer reports are available.

Reprints and permission information is available at http://www.nature.com/reprints

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit https://creativecommons.org/licenses/by/4.0/.

© The Author(s) 2022