# Robust through-Fin Avalanche in Vertical GaN Fin JFET with Soft Failure Mode

Ruizhe Zhang, Student Member, IEEE, Jingcun Liu, Member, IEEE, Qiang Li, Member, IEEE, Subhash Pidaparthi, Andrew Edwards, Cliff Drowley, Senior Member, IEEE, and Yuhao Zhang, Member, IEEE

Abstract—We study the inherent ruggedness of the avalanche through the fin channel, a new avalanche mode in a vertical GaN power Fin-JFET, through single-pulse and repetitive avalanche circuit tests. By turning on the gate during avalanche, the major avalanche current path migrates from the p-GaN gate to the n-GaN fin channel. The single-pulse critical avalanche energy density ( $E_{AVA}$ ) was measured to be 10 J/cm<sup>2</sup>, which is the highest reported in GaN transistors. The Fin-JFET withstood over 3700 repetitive avalanche pulses at 70% of  $E_{AVA}$ . It exhibits a failure-toopen-circuit signature in single and repetitive avalanche. This soft failure mode allows the device to retain its full breakdown voltage, which is highly desirable for system robustness. By contrast, the through-gate avalanche in Fin-JFETs and the reported avalanche in Si and SiC transistors all show a destructive, failure-to-shortcircuit signature. These results show the viability of soft avalanche failure in power devices, provide key robustness references for GaN devices, and suggest the fundamental superiority of moving the avalanche path away from the major blocking junction.

*Index Terms*— power electronics, gallium nitride, avalanche, JFET, FinFET, unclamped inductive switching.

### I. INTRODUCTION

Avalanche capability is a critical metric for power devices. Avalanche is an impact ionization (I. I.) and multiplication phenomenon that allows the device to pass a high avalanche current ( $I_{AVA}$ ) when sustaining the avalanche breakdown voltage ( $BV_{AVA}$ ). This capability protects devices from the voltage overshoot in circuits and allows the dissipation of the circuit surge energy [1]. In a power device,  $I_{AVA}$  usually flows across the major blocking p-n junction, i.e., the peak electric field (E-field) location at  $BV_{AVA}$ . As a result, when high  $I_{AVA}$ induces a thermal failure, the blocking junction is usually damaged, yielding a failure-to-short-circuit (FTS, or *hard* [2]) signature. SiC and Si MOSFETS [3]–[8], JFETS [9], [10] and Si insulated-gate bipolar transistors (IGBTs) [11] have all been reported to fail short in avalanche tests.

Failure-to-open-circuit (FTO, or *soft*) is a signature opposite to the FTS [2], [12], in which a device retains its full blocking voltage after failure. FTO is preferred in system applications, particularly in multi-chip modules, as the chips in parallel with the failed device still enable the system to operate [2]. However, no FTO signature has been demonstrated in prior Si and SiC power devices in an avalanche failure.

For GaN transistors, avalanche capability was first realized

The work at Virginia Polytechnic Institute and State University was supported in part by the National Science Foundation under Grant ECCS-2045001. (*Corresponding author: Yuhao Zhang.*)





Fig. 1. (a) Schematic of the vertical GaN Fin-JFET. The DUT's (b) transfer, (c) OFF-state  $I_{\rm D}$ - $V_{\rm DS}$  and (d)  $I_{\rm G}$ - $V_{\rm GS}$  characteristics at 25-125 °C. Output characteristics with (e) various  $I_{\rm G}$  and (f) various  $V_{\rm GS}$  at 25-125 °C.

in a fin-channel junction field-effect transistor (Fin-JFET) very recently [13], [14] (Fig. 1(a)). This device leverages the benefits of sub-micrometer fin channels [15] to realize the normally-off operation and a specific on-resistance ( $R_{ON}$ ) smaller than SiC FETs [13]. In this Fin-JFET, two avalanche paths have been demonstrated: (a) through the p-GaN gate [13], [14], and (b) through the n-GaN fin channel [16]. The gated channel is OFF in the first avalanche path, similar to the avalanche in other FETs, and it is turned ON in the second path. While these two modes have been realized in different circuits [16], their inherent ruggedness remains unknown.

This work studies the inherent ruggedness of GaN Fin-JFETs in both avalanche modes, highlighting the repetitive circuit tests which were not reported before. Major new findings include (a) a record high critical avalanche energy density ( $E_{AVA}$ ) in GaN devices and (b) a unique FTO signature in avalanche, which was not reported in any other power FET. The results provide new insights of avalanche in power devices.

S. Pidaparthi, A. Edwards, and C. Drowley are with the NexGen Power Systems Inc, Santa Clara, CA 95051 USA (e-mail: cliff@nexgenpowersystems.com).



Fig. 2. (a) Circuit schematic and (b) setup of the UIS test. (c) the *RC*-interface gate driver and the illustration of current paths in the DUT's turn-OFF and avalanche processes. Typical (d) through-fin and (e) through-gate avalanche waveforms of the DUT under a load inductance of 24 mH.

#### II. DEVICE AND TEST CIRCUIT

Fig. 1(a) shows the device under test (DUT), the 650-V class GaN Fin-JFET fabricated by NexGen Power Systems. Fig. 1(b) and (c) show the transfer and OFF-state I-V characteristics at 25, 75 and 125 °C. The threshold voltage ( $V_{\rm th}$ ) is 0.7 V at 25 °C extracted at a drain current ( $I_{\rm D}$ ) of 1 mA. The  $BV_{\rm AVA}$  is ~800 V with a positive temperature coefficient. The DUT has an active area of 0.1 mm<sup>2</sup> and a TO-247-4 package.

Fig. 1(d) shows the gate current ( $I_G$ ) versus gate-to-source bias ( $V_{GS}$ ). The turn-on voltage is ~3 V extracted at  $I_G = 1$  mA, which is close to GaN's bandgap, suggesting the good quality of the lateral p-n junction with low interface states [17]. This gate stack allows an effective hole injection into the fin channel, which is validated by output characteristics at various  $I_G$  (Fig. 1(e)). At higher  $I_G$ , the enhanced hole injection induces a stronger conductivity modulation, reducing  $R_{ON}$  and raising the saturation  $I_D$ . Fig. 1(f) shows the output characteristics at various  $V_{GS}$ , revealing a specific  $R_{ON}$  of 0.7 m $\Omega \cdot \text{cm}^2$ .

The avalanche capability of power devices is usually tested in an unclamped inductive switching (UIS) circuit [1]-[11]. Fig. 2(a) shows the UIS circuit used in this work. A 24 mH inductor is connected with the DUT, and the input voltage ( $V_{in}$ ) is set at 30 V. In the test, the DUT is first turned ON to charge the inductor. Then it is turned OFF, and the energy stored in the inductor drives the DUT into avalanche. Fig. 2(b) shows our UIS test setup.  $V_{GS}$ ,  $I_D$ , and drain-to-source voltage ( $V_{DS}$ ) are directly measured by probes.  $I_G$  is calculated by the voltage drop on a gate resistor in the driving circuit. A program is developed to control the repetitive UIS tests.



Fig. 3. (a) Failure waveform of a single-pulse through-fin avalanche. OFFstate *I-V* characteristics of (b) a fresh DUT and (c) the failed DUT. (d) Illustration of leakage current paths in the failed DUT. (e) Initial failure waveform in the repetitive through-fin avalanche test. (f)  $I_{\rm G}$ - $V_{\rm GS}$  and (g) transfer characteristics of the fresh and failed DUTs after cycle #3701. (h) Failure waveform in the repetitive through-gate avalanche test, in which the DUT fails at cycle #523.

Two gate drivers were used to produce two avalanche modes in the UIS tests. A MOSFET gate driver with a 2  $\Omega$  gate resistor [14] was used to ensure  $V_{\rm GS} < V_{\rm th}$  in avalanche, producing a through-gate avalanche. A *RC*-interface driver was used to produce the through-fin avalanche [16] (Fig. 2(c)), which consists of a capacitor ( $C_{\rm SS}$ ) and three gate resistors ( $R_{\rm ON}$ ,  $R_{\rm OFF}$ and  $R_{\rm SS}$ , with  $R_{\rm SS} >> R_{\rm ON}$ ,  $R_{\rm OFF}$ ). During avalanche,  $I_{\rm AVA}$  first goes through  $C_{\rm SS}$  and  $R_{\rm OFF}$ , charging  $C_{\rm SS}$  until  $V_{\rm GS} > V_{\rm th}$ . Then the fin channel is turned ON, migrating  $I_{\rm AVA}$  to the source.  $I_{\rm G}$ then flows through the large  $R_{\rm SS}$  to keep  $V_{\rm GS} > V_{\rm th}$ .

#### III. EXPERIMENTAL RESULTS

Fig. 2(d) and (e) show the DUT's through-fin and throughgate avalanche waveforms in the UIS tests, respectively. In both waveforms,  $V_{\text{DS}}$  clamps at  $BV_{\text{AVA}}$ , and  $I_{\text{AVA}}$  gradually reduces to zero, exhibiting a textbook-like avalanche behavior. In Fig. 2(d),  $V_{\text{GS}} > 1$  V and  $I_{\text{G}} \ll I_{\text{AVA}}$ , validating the through-fin avalanche. In Fig. 2(e),  $V_{\text{GS}} < 0$  V and  $I_{\text{G}} \approx I_{\text{AVA}}$ , validating the through-gate avalanche.

The  $E_{AVA}$  of the through-fin avalanche was then studied by increasing the load current in the UIS test. Fig. 3(a) shows a typical failure waveform. Upon failure,  $V_{GS}$  reduces to zero, indicating a shorted gate-source (G-S) junction; the drainsource (D-S) remains open, and  $V_{DS}$  climbs to a slightly higher  $BV_{AVA}$ . To further probe the failure location, the source current  $(I_S)$ ,  $I_D$  and  $I_G$  of a fresh DUT and the failed DUT were measured at increased  $V_{DS}$  and zero  $V_{GS}$  on the curve tracer. For the fresh DUT (Fig. 3(b)),  $I_D \approx I_G \gg I_S$ , showing that the gate-drain (G-

D) junction is the main leakage path and the G-S junction remains OFF. For the failed DUT (Fig. 3(c) and (d)),  $I_D \approx I_S \gg$  $I_G$ , proving the shorted G-S junction, which deviates the leakage current to the low-resistivity fin channel. Note that  $I_D$  is almost identical in the fresh and failed DUTs, suggesting that the G-D junction is intact in the failed DUT.

Interestingly, the failed DUT shows a  $BV_{AVA}$  higher than that of the fresh DUT (Fig. 3(d)). This higher  $BV_{AVA}$  can be explained by the shorted G-S junction, which eliminates the depletion of lateral p-n junction in the failed DUT and thus reduces the peak E-field at the fin bottom.

Four DUTs were then tested to failure. From the BVAVA~IAVA integral,  $E_{AVA}$  of three devices were calculated to be 10 J/cm<sup>2</sup>, and 8 J/cm<sup>2</sup> for the last device. The capacitive energy was much smaller than  $E_{AVA}$  (0.11 J/cm<sup>2</sup> calculated from the  $V_{DS} \sim I_D$ integral in the capacitive charging stage [1]).

Repetitive UIS tests were then performed with a 3 s interval and 70%  $E_{AVA}$  in each cycle. No junction temperature built-up was observed, as confirmed by the thermal camera. Multiple DUTs were tested, and they all survived thousands of cycles with consistent behaviors. Here we describe a typical DUT that showed initial degradation in cycle #3701. The waveform suggests a G-S partial short (Fig. 3(e)). The post-cycle tests reveal an  $I_{\rm G}$  increase at negative  $V_{\rm GS}$  (Fig. 3(f)), while the gate control is retained at forward  $V_{GS}$  (Fig. 3(g)).

This DUT continued to withstand avalanche stress until the G-S junction is fully shorted in cycle #3705, in which the DUT cannot be turned ON. The  $BV_{AVA}$  is retained, revealing a FTO signature. This progressive FTO behavior can be explained by the increase in the number of fins that fail in the repetitive avalanche, with the G-S failed short in each fin.

By contrast, the DUTs tested in the through-gate avalanche failed with an FTS signature in single and repetitive tests. The  $E_{AVA}$  of the through-gate avalanche was measured to be ~1 J/cm<sup>2</sup>. Fig. 3(h) shows the DUT failure waveform in the repetitive tests, revealing a destructive failure.

To understand the distinct failure behaviors in two avalanche modes, mixed-mode TCAD simulations were performed in Silvaco Atlas. The device model is based on [18]-[20] and the mixed-mode simulation setup based on [21] using the UIS circuit. All experimental waveforms can be replicated.

Fig. 4 shows the simulated contours of I. I. generation rate, E-field and current in two avalanche modes. In the through-gate avalanche (Fig. 4(a)-(d)), the locations of peak E-field, I. I. generation rates, and electron and hole currents are all at the G-D p-n junction. Hence, the junction damage due to high  $I_{AVA}$ and local heating leads to the device short failure.

In the through-fin avalanche (Fig. 4(e)-(h)), while the peak E-field is still at the G-D p-n junction, the peak I. I. location moves to the foot of the n-GaN fin. Electrons are pumped from the source, travel through the fin channel, and recombine with the I. I.-generated holes. Holes are also partially removed via the gate to maintain the small  $I_{G}$ . As a result, the high  $I_{AVA}$  stress congregates in the fin, and only a small hole current density is present at the junction around the fin corner.

As this  $I_{AVA}$  stress is away from the G-D junction, and the narrow fin prevents the punch-through, BVAVA retains in the

Gal fii Current Dens (A/cm<sup>2</sup>) (A/cm<sup>2</sup>) 3000 p⁺ GaN Gal p<sup>+</sup> Gal Gal Current D Gal **Current Der** (A/cm<sup>2</sup>) n⁻ GaN (A/cm<sup>2</sup>) 800 60 Fig. 4. Simulated contours of (a)(e) E-field, (b)(f) I. I. generation rate,

(c)(g) electron current density, and (d)(h) hole current density in the Fin JFET. (a)-(d) in the left column correspond to the through-gate avalanche, and (e)-(h) in the right column correspond to the through-fin avalanche.

failed DUT. The current density in the junction region is much lower than that in the avalanche through gate, suggesting a much smaller electrothermal stress locally. This explains the higher  $E_{AVA}$  in the avalanche through fin.

## IV. BENCHMARK AND SUMMARY

Table I compares the avalanche test results of GaN Fin-JFET with those of Si superjunction MOSFETs [8], [22], SiC JFETs [10], and SiC MOSFETs [4], [6]. The  $E_{AVA}$  of GaN Fin-JFETs is the highest reported in GaN FETs, much higher than that of Si MOSFETs and comparable to SiC FETs. Despite the fewer survival cycles than Si and SiC MOSFETs, the GaN Fin-JFET shows an FTO signature in the through-fin avalanche, while all Si and SiC FETs show an FTS signature in avalanche. This shows the great promise of GaN Fin-JFETs in the applications like automotive powertrains and electric grids.

The broader implication of this work is that the  $I_{AVA}$  path can be tuned away from the major blocking p-n junction; this spatial separation of the high current stress and the peak E-field allows a new, robust avalanche mode with the desirable FTO signature.

TABLE I. SUMMARY OF REPORTED AVALANCHE ROBUSTNESS DATA OF GAN, SIC, AND SI UNIPOLAR POWER FETs

Device	Voltage Rating (kV)	$E_{AVA}$ (J/cm <sup>2</sup> )	Repetitive Avalanche			Failure
			$E_{\rm AVA}\%^{\rm a}$	Period	Cycle survived	signature
<b>GaN Fin JFET</b>	0.65	10.0	70%	3 s	>3700	FTO
Si CoolMOS	0.6-0.9	1.3 [22]	62% [8]	3 s	10000	FTS
SiC JFET <sup>b</sup>	1.2	18 [10]	90% [10]	4 s	1000	FTS
SiC MOSFET	1.2	7.5° [4]	<77% <sup>d</sup> [6]	0.5 s	80000	FTS

<sup>a</sup>Percentage of E<sub>AVA</sub> used in repetitive tests; <sup>b</sup>Normally-ON device; <sup>c</sup>E<sub>AVA</sub> extracted at an avalanche time similar to that of GaN Fin-JFETs; dEstimated using the single-pulse avalanche energy provided in the datasheet, which is expected to be lower than the true  $E_{AVA}$  of the device.



#### REFERENCES

- R. Zhang, J. P. Kozak, M. Xiao, J. Liu, and Y. Zhang, "Surge-Energy and Overvoltage Ruggedness of P-Gate GaN HEMTs," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13409–13419, Dec. 2020, doi: 10.1109/TPEL.2020.2993982.
- [2] A. Castellazzi, F. Richardeau, A. Borghese, F. Boige, A. Fayyaz, A. Irace, G. Guibaud, and V. Chazal, "Gate-damage accumulation and off-line recovery in SiC power MOSFETs with soft short-circuit failure mode," *Microelectron. Reliab.*, vol. 114, p. 113943, Nov. 2020, doi: 10.1016/j.microrel.2020.113943.
- [3] N. Ren, H. Hu, K. L. Wang, Z. Zuo, R. Li, and K. Sheng, "Investigation on single pulse avalanche failure of 900V SiC MOSFETs," in 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Chicago, IL, May 2018, pp. 431–434. doi: 10.1109/ISPSD.2018.8393695.
- [4] I. Dchar, M. Zolkos, C. Buttay, and H. Morel, "Robustness of SiC MOSFET under avalanche conditions," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 2017, pp. 2263– 2268. doi: 10.1109/APEC.2017.7931015.
- [5] X. Deng, H. Zhu, X. Li, X. Tong, S. Gao, Y. Wen, S. Bai, W. Chen, K. Zhou, and B. Zhang, "Investigation and Failure Mode of Asymmetric and Double Trench SiC mosfets Under Avalanche Conditions," *IEEE Trans. Power Electron.*, vol. 35, no. 8, pp. 8524–8531, Aug. 2020, doi: 10.1109/TPEL.2020.2967497.
- [6] X. Zhou, H. Su, R. Yue, G. Dai, J. Li, Y. Wang, and Z. Yu, "A Deep Insight Into the Degradation of 1.2-kV 4H-SiC mosfets Under Repetitive Unclamped Inductive Switching Stresses," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 5251–5261, Jun. 2018, doi: 10.1109/TPEL.2017.2730259.
- [7] J. Ortiz Gonzalez, R. Wu, S. N. Agbo, and O. Alatise, "Robustness and reliability review of Si and SiC FET devices for more-electric-aircraft applications," *Microelectron. Reliab.*, vol. 100–101, p. 113324, Sep. 2019, doi: 10.1016/j.microrel.2019.06.016.
- [8] F. Saint-Eve, S. Lefebvre and Z. Khatir, "Reliability of CoolMOS<sup>™</sup> under extremely hard repetitive electrical working conditions," *ISPSD* '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings., 2003, pp. 312-315.
- [9] X. Li, A. Bhalla, P. Alexandrov, and L. Fursin, "Study of SiC vertical JFET behavior during unclamped inductive switching," in 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014, Mar. 2014, pp. 2588–2592. doi: 10.1109/APEC.2014.6803668.
- [10] B. N. Pushpakaran, M. Hinojosa, S. B. Bayne, V. Veliadis, D. Urciuoli, N. El-Hinnawy, P. Borodulin, S. Gupta, and C. Scozzie, "Evaluation of SiC JFET Performance During Repetitive Pulsed Switching Into an Unclamped Inductive Load," *IEEE Trans. Plasma Sci.*, vol. 42, no. 10, pp. 2968–2973, Oct. 2014, doi: 10.1109/TPS.2014.2309273.
- [11] N. Ren, H. Hu, X. Lyu, J. Wu, H. Xu, R. Li, Z. Zuo, K. Wang, and K. Sheng, "Investigation on single pulse avalanche failure of SiC MOSFET and Si IGBT," *Solid-State Electron.*, vol. 152, pp. 33–40, Feb. 2019, doi: 10.1016/j.sse.2018.11.010.
- [12] F. Richardeau, F. Boige, A. Castellazzi, V. Chazal, A. Fayyaz, A. Borghese, A. Irace, and G. Guibaud, "SiC MOSFETs soft and hard failure modes: functional analysis and structural characterization," in 2020 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), Sep. 2020, pp. 170–173. doi: 10.1109/ISPSD46842.2020.9170094.
- [13] J. Liu, M. Xiao, R. Zhang, S. Pidaparthi, H. Cui, A. Edwards, M. Craven, L. Baubutr, C. Drowley, and Y. Zhang, "1.2-kV Vertical GaN Fin-JFETs: High-Temperature Characteristics and Avalanche Capability," *IEEE Trans. Electron Devices*, vol. 68, no. 4, pp. 2025–2032, Apr. 2021, doi: 10.1109/TED.2021.3059192.
- [14] J. Liu, M. Xiao, Y. Zhang, S. Pidaparthi, H. Cui, A. Edwards, L. Baubutr, W. Meier, C. Coles, and C. Drowley, "1.2 kV Vertical GaN Fin JFETs with Robust Avalanche and Fast Switching Capabilities," in 2020 IEEE International Electron Devices Meeting (IEDM), Dec. 2020, p. 23.2.1-23.2.4. doi: 10.1109/IEDM13553.2020.9372048.
- [15] Y. Zhang and T. Palacios, "(Ultra)Wide-Bandgap Vertical Power FinFETs," *IEEE Trans. Electron Devices*, vol. 67, no. 10, pp. 3960– 3971, Oct. 2020, doi: 10.1109/TED.2020.3002880.
- [16] J. Liu, R. Zhang, M. Xiao, S. Pidaparthi, H. Cui, A. Edwards, C. Drowley, and Y. Zhang, "Tuning Avalanche Path in Vertical GaN JFETs by Gate Driver Design," *IEEE Trans. Power Electron.*, early access online, Dec. 2021, doi: 10.1109/TPEL.2021.3132906.

- [17] M. Xiao, Z. Du, J. Xie, E. Beam, X. Yan, K. Cheng, H. Wang, Y. Cao, and Y. Zhang, "Lateral p-GaN/2DEG junction diodes by selective-area p-GaN trench-filling-regrowth in AlGaN/GaN," *Appl. Phys. Lett.*, vol. 116, no. 5, p. 053503, 2020, doi: 10.1063/1.5139906.
- [18] J. Liu, R. Zhang, M. Xiao, S. Pidaparthi, H. Cui, A. Edwards, L. Baubutr, C. Drowley, and Y. Zhang, "Surge Current and Avalanche Ruggedness of 1.2-kV Vertical GaN p-n Diodes," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 10959–10964, Oct. 2021, doi: 10.1109/TPEL.2021.3067019.
- [19] J. Liu, M. Xiao, R. Zhang, S. Pidaparthi, C. Drowley, L. Baubutr, A. Edwards, H. Cui, C. Coles, and Y. Zhang, "Trap-Mediated Avalanche in Large-Area 1.2 kV Vertical GaN p-n Diodes," *IEEE Electron Device Lett.*, vol. 41, no. 9, pp. 1328–1331, Sep. 2020, doi: 10.1109/LED.2020.3010784.
- [20] Y. Zhang, M. Sun, Z. Liu, D. Piedra, H. S. Lee, F. Gao, T. Fujishima, and T. Palacios, "Electrothermal Simulation and Thermal Performance Study of GaN Vertical and Lateral Power Transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 7, pp. 2224–2230, Jul. 2013, doi: 10.1109/TED.2013.2261072.
- [21] M. Xiao, R. Zhang, D. Dong, H. Wang, and Y. Zhang, "Design and Simulation of GaN Superjunction Transistors With 2-DEG Channels and Fin Channels," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 3, pp. 1475–1484, Sep. 2019, doi: 10.1109/JESTPE.2019.2912978.
- [22] J. Qi, X. Yang, X. Li, K. Tian, M. Wang, L. Zhou, and X. Wang, "Avalanche Capability Characterization of 1.2 kV SiC Power MOSFETs Compared with 900V Si CoolMOS," in 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), Jun. 2019, pp. 55–59. doi: 10.1109/PEDG.2019.8807671.