

# Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe<sub>2</sub> Thin Film Transistors

Xintong Li, Peng Zhou, Xuan Hu, Ethan Rivers, Kenji Watanabe, Takashi Taniguchi, Deji Akinwande, Joseph S. Friedman, and Jean Anne C. Incorvia\*



Cite This: <https://doi.org/10.1021/acsnano.3c03932>



Read Online

ACCESS |



Metrics & More




Article Recommendations



Supporting Information

**ABSTRACT:** Ambipolar dual-gate transistors based on low-dimensional materials, such as graphene, carbon nanotubes, black phosphorus, and certain transition metal dichalcogenides (TMDs), enable reconfigurable logic circuits with a suppressed off-state current. These circuits achieve the same logical output as complementary metal–oxide semiconductor (CMOS) with fewer transistors and offer greater flexibility in design. The primary challenge lies in the cascability and power consumption of these logic gates with static CMOS-like connections. In this article, high-performance ambipolar dual-gate transistors based on tungsten diselenide (WSe<sub>2</sub>) are fabricated. A high on–off ratio of 10<sup>8</sup> and 10<sup>6</sup>, a low off-state current of 100 to 300 fA, a negligible hysteresis, and an ideal subthreshold swing of 62 and 63 mV/dec are measured in the p- and n-type transport, respectively. We demonstrate cascable and cascaded logic gates using ambipolar TMD transistors with minimal static power consumption, including inverters, XOR, NAND, NOR, and buffers made by cascaded inverters. A thorough study of both the control gate and the polarity gate behavior is conducted. The noise margin of the logic gates is measured and analyzed. The large noise margin enables the implementation of V<sub>T</sub>-drop circuits, a type of logic with reduced transistor number and simplified circuit design. Finally, the speed performance of the V<sub>T</sub>-drop and other circuits built by dual-gate devices is qualitatively analyzed. This work makes advancements in the field of ambipolar dual-gate TMD transistors, showing their potential for low-power, high-speed, and more flexible logic circuits.

**KEYWORDS:** Ambipolar transport, dual-gate, transition metal dichalcogenides, cascability, logic gates, V<sub>T</sub>-drop gates, fall/rise time




Field effect transistors (FETs) based on two-dimensional (2D) van der Waals materials have garnered significant interest in the post-Moore era due to their unique properties, such as high carrier mobility, ultrathin thickness, tunable bandgap, and reduced short channel effects.<sup>1–3</sup> While most of the 2D thin film transistors (TFTs) are unipolar, exhibiting either p-type or n-type conduction, ambipolar devices offer more flexibility in logic and analog circuit design by conducting both electrons and holes. This has been widely demonstrated in organic ambipolar transistors<sup>4–6</sup> and 2D material transistors.<sup>7–10</sup> Among the large atomically thin material families, graphene, carbon nanotube (CNT), black phosphorus (BP), and certain TMDs like WSe<sub>2</sub> exhibit intrinsic ambipolar behavior without the need for doping. The primary challenge of ambipolar transistors is their higher off-state current compared to unipolar devices, particularly for small-bandgap materials such as graphene and BP.<sup>11,12</sup> Consequently, a dual-gate structure is advantageous in ambipolar devices, as it not only suppresses the off-state

current but also enables reconfigurable ambipolar TFTs that can be reversibly switched between p-type and n-type modes.<sup>12–15</sup> Furthermore, due to the independent input of the two gates, logic circuits made with ambipolar dual-gate TFTs can potentially achieve the desired operation with fewer transistors and lower power consumption than complementary metal–oxide semiconductor (CMOS) technology.<sup>16–21</sup>

Several groups have previously demonstrated ambipolar TFT devices based on various 2D materials and their application in logic circuits. CNT-array-based devices demonstrate outstanding ambipolar behavior, but they face the

Received: May 2, 2023

Accepted: June 21, 2023




**Figure 1.** (a) Schematic representation of the ambipolar dual-gate WSe<sub>2</sub> TFT device structure, featuring a 4 nm-thick WSe<sub>2</sub> flake etched and sandwiched between two layers of 15 nm-thick hBN. Source and drain (SD) contacts consist of 15 nm platinum and nickel, respectively (image not to scale). The control gate (CG) is embedded within the bottom hBN, regulating the carrier density in the channel. The polarity gate (PG), located atop the upper hBN layer, controls the carrier injection via the Schottky barrier at the contact. (b) Optical image of a typical TFT device, with a channel length and width of 1.8 and 6  $\mu\text{m}$ , respectively. SD, PG and CG are labeled, and the red and yellow lines outline the bottom and top hBN layers, respectively. The rectangle highlights the etched WSe<sub>2</sub> flake. The scale bar represents 10  $\mu\text{m}$ . (c) Symbol for the ambipolar dual-gate TFT utilized in this study, depicting PG on top and CG on bottom. (d) Four-state operation of the TFT. From left to right: the on-state with hole current, the off-state with holes forbidden in the channel, the off-state with electrons forbidden in the channel, and the on-state with electron injection. Note the distinct positions of the Pt and Ni work functions relative to the WSe<sub>2</sub> band structure.

challenge of achieving high current density due to their 1D nature and the purification of semiconductive CNTs. CNT-network-based devices possess better compatibility and simplicity in fabrication, but they suffer from relatively low mobility.<sup>17,22</sup> BP devices have shown promise in small supply voltage logic circuits,<sup>23</sup> but they exhibit a relatively high off-state current, even with the dual-gate structure, due to the small bandgap of  $\sim 0.3$  eV. The threshold voltage ( $V_T$ ) of the demonstrated BP devices shifts from 0 V, leading to increased static power consumption. Additionally, BP devices have a well-known air-stability issue. In contrast, TMD materials such as WSe<sub>2</sub> have a thickness-dependent bandgap, high carrier mobility, and good stability, making them ideal for low power consumption, high speed logic gates. For instance, logic gates with conventional static CMOS connections have been demonstrated using polarity-controllable WSe<sub>2</sub> ambipolar dual-gate transistors.<sup>24,25</sup> However, the key challenge is that the input and output voltages are not in the same range. In another study, electrically tunable homojunction devices made of WSe<sub>2</sub> were used to achieve reconfigurable multifunctional logic circuits with fewer transistors using pass transistor logic, wherein both gate and drain nodes served as inputs.<sup>26</sup> However, pass logic circuits have issues with finite input impedance and the accumulation of unsaturated output, necessitating the insertion of inverters or buffers between stages.<sup>16</sup> The conventional CMOS-like connection, in which transistors are connected to the supply voltages, is immune to those problems and is shown to be superior in most cases with

respect to speed, area, power dissipation, and power-delay products.<sup>27–29</sup> To date, logic gates based on TMD ambipolar transistors have not been made cascaded while maintaining a low power consumption, which is the basic requirement that the output and input voltages of each stage must be in the same voltage range so that the output of the previous stage can be directly used as the input of the next stage. Moreover, the speed considerations of various gate structures in ambipolar dual-gate transistors have not been thoroughly analyzed.

Here, we outline the requirements for ambipolar dual-gate transistors to be used in low power consumption, high-speed, cascaded logic gates. First, the transistor must exhibit a suitable  $V_T$  for both p-type and n-type branches to enable cascability and low power consumption in logic gates, a challenge that has persisted in previous works. If either the p- or n-mode operates in depletion mode, then the transistor cannot be fully turned off using standard gate inputs. Instead, a voltage outside the operation voltage range must be applied to ensure accurate logic output and reduced off-state current.<sup>23,25</sup> Thus, an ideal ambipolar device should have a  $V_T$  slightly larger than 0 V for the n-type and slightly less than 0 V for p-type. Second, the transistor must possess good current-carrying ability, especially low contact resistance, for both types of transport in order to achieve high-speed applications.<sup>30,31</sup> In principle, metal–semiconductor contacts cannot be made Ohmic for both types of carrier injection simultaneously due to band alignment, and the contact of ambipolar devices generally forms a Schottky barrier. Therefore, proper contact engineer-



**Figure 2.** (a) Transfer characteristics of  $I_D$  plotted against  $V_{CG}$  for various negative  $V_{PG}$  values, under a  $V_{DS}$  of 1 V. Note that  $V_S$  is 1 V for p-type TFT. The device achieves a high on–off ratio exceeding  $10^8$ , a low off-state current of  $\sim 100$  fA ( $20$  fA/ $\mu m$ ), a  $V_T$  of  $-0.6$  V, and an ideal SS of  $62$  mV/dec for p-type. The sweep directions are indicated by red arrows, and negligible hysteresis is observed. (b) Transfer characteristics of  $I_D$  versus  $V_{CG}$  for various positive  $V_{PG}$  values.  $V_S$  is 0 V for n-type TFT. An on–off ratio exceeding  $10^6$ , an off-state current of  $\sim 300$  fA ( $50$  fA/ $\mu m$ ), a  $V_T$  of  $0.4$  V, and a steep SS of  $63$  mV/dec are achieved. (c, d) Transfer characteristic curves under an operation voltage of 0–4 V, with  $V_{DS}$  fixed at 4 V. Note that for n-type transport,  $V_S = 0$  V; for p-type transport,  $V_S = 4$  V. The device demonstrates correct four-state resistances with an off-state current of  $\sim 1$  pA ( $160$  fA/ $\mu m$ ). CG and PG follow distinct mechanisms for current modulation. These characteristics ensure the cascability of the logic gates.

ing is necessary to maximize both electron and hole current.<sup>32,33</sup> Third, the p-type and n-type currents should be made as symmetric as possible to optimize the noise margin, which also requires suitable contacts. Finally, hysteresis control is essential to minimize  $V_T$  shift during operation.<sup>34</sup>

In this work, high-performance ambipolar dual-gate TFTs based on hexagonal boron nitride (hBN) sandwiched  $WSe_2$  are fabricated, demonstrating a high on–off ratio for both p-type and n-type, an ideal subthreshold swing (SS), proper  $V_T$ , and minimal hysteresis. We show low power consumption cascaded logic gates based on TMD ambipolar TFTs with static CMOS connections, offering greater flexibility in circuit design with fewer transistors. Furthermore, the speed performance of the different gate structures in dual-gate TFTs are analyzed.


## RESULTS AND DISCUSSION

**Ambipolar Dual-Gate  $WSe_2$  TFT Fabrication and Operation.** To meet the requirements for low power consumption cascaded logic gates, the device structure and contacts must be carefully engineered. Figure 1a illustrates the  $WSe_2$  TFT, in which a 4 nm thick  $WSe_2$  flake is etched and sandwiched between two layers of 15 nm thick hBN. To facilitate hole and electron injection, 15 nm platinum and nickel are utilized as the bottom contact metals of the source and drain (SD) due to their relatively high and low work functions, respectively. Bottom contact is one of the widely

used methods for providing damage-free contact between metal and 2D materials, as traditional top contact metal deposition such as chromium and titanium has been shown to penetrate and damage the 2D flakes, increasing contact resistance.<sup>35</sup> The control gate (CG) and polarity gate (PG) are positioned below and above the channel, respectively, enabling the independent tuning of the electrostatic control of the two gates by altering the hBN thickness and gate metal. This is one of the crucial methods to ensure that the input and output operate within the same voltage range for cascability. The CG gates most of the channel area, functioning similarly to a conventional CMOS gate by controlling the carrier density of the channel. In contrast, The PG primarily gates the channel above the contact area, thus modulating the charge injection through the Schottky barrier. The CG thickness is also set at 15 nm, identical to the SD contacts thickness, to provide a flat surface for the  $WSe_2$  flake. Figure 1b displays an optical image of a typical TFT device with a channel length and width of 1.8 and 6  $\mu m$ , respectively. Figure 1c presents the symbol of the ambipolar dual-gate TFT used in this paper, which is a slightly modified version of the common dual-gate transistor symbol, to highlight the distinction between PG and CG.

Figure 1d illustrates dual-gate control of the device. Platinum has a high work function of  $\sim 6.35$  eV, close to the valence band maximum of  $WSe_2$ , while nickel has a lower work function of  $\sim 5.0$  eV, closer to the conduction band minimum of  $WSe_2$ .<sup>36</sup> This difference is reflected in the illustrations.






**Figure 3.** (a) The VTC of the inverter with the PG as input, operating under various  $V_{DD}$  from 2 to 4 V (red to blue). The measured gain is  $-26$ , with static power consumption  $<0.48$  nW,  $V_M = 1.98$  V,  $NM_L = 0.47V_{DD}$ , and  $NM_H = 0.44V_{DD}$ . The  $V_M$  and noise margin show high immunity to the imbalance of n- and p-branch currents. (b) VTC of the inverter with the CG as input under a  $V_{DD}$  of 4 V, featuring a higher gain of  $-48$ . The  $V_M$  and noise margin are affected by the imbalance of electron and hole currents. The cross point of the VTC with the red dotted line representing  $V_{out} = V_{in}$  indicates a  $V_M$  of 2.48 V.

When hole (electron) current flows from the platinum to the nickel electrode, hole (electron) injection is facilitated by the high (low) work function of platinum (nickel). As a result, contact resistances for both electron and hole conduction are reduced,<sup>37</sup> with a trade-off of the complexity of the fabrication process and cost. Supporting Information S2 presents the  $I$ – $V$  test results of a dummy sample with a platinum-only TFT, a nickel-only TFT, and a half platinum and half nickel TFT fabricated on the same  $\text{WSe}_2$  flake. Clearly, the modification of the n-type and p-type transport is observed. It is well studied that gating the film at the contact area significantly modulates the contact resistance,<sup>38</sup> as shown in the PG control in Figure 1d. When a negative  $V_{GS}$  is applied to the PG, hole injection through the platinum is allowed, while electron injection is prohibited. Then, if CG is also applied to a negative  $V_{GS}$ , excessive holes will be attracted to the channel to form a hole current. However, if a positive or zero  $V_{GS}$  is applied to the CG, the current will be cut off since the channel lacks excessive holes. When a positive  $V_{GS}$  is applied to the PG, the situation is similar, as shown in the last two images in Figure 1d. Consequently, the four resistance states follow the truth table of an Exclusive OR (XOR) gate, where the resistance is low only when CG and PG have the same logic input. This ensures that the two gates are logically equal, which differs from some previous designs.<sup>26</sup>

**$I$ – $V$  Characteristics of the TFT Showing Dual-Gate Control.** The  $I$ – $V$  characteristics of a single dual-gate TFT are measured at room temperature. The transfer characteristic curves of drain current  $I_{DS}$  vs CG voltage  $V_{CG}$  as a function of PG voltage  $V_{PG}$  are displayed in Figure 2a and b, with  $V_{DS}$  set at 1 V. In Figure 2a, note that the source is at the Pt electrode; therefore,  $V_S = 1$  V. The curve reveals that when  $V_{PG,S} = V_{PG} - V_S = -1$  V to  $-4$  V, the transistor operates purely as a high-performance p-type transistor, with a high on–off ratio exceeding  $10^8$ , a low off-state current of  $\sim 100$  fA ( $20$  fA/ $\mu\text{m}$ ), a  $V_T$  of  $-0.6$  V, and a steep SS of  $62$  mV/dec, which is close to the ideal value at room temperature. The red arrows indicate the sweep directions, and hysteresis is

negligible, due to the hBN sandwiched structure that provides an atomically smooth and defect-free interface.<sup>39</sup> With the development of low-roughness and damage-free growth methods of high- $\kappa$  dielectrics, the hBN layer could be replaced.<sup>40</sup> Note that the CG and PG voltages are not applied to the limit of the hBN to protect the device since the safe voltage range of hBN is  $\sim 0.4$  V/nm.<sup>41</sup> The on-state current is expected to be significantly larger if a  $V_{PG}$  of 6 V is applied. The highest two-port hole mobility achieved in our devices is  $\sim 40$   $\text{cm}^2/(\text{Vs})$ , as shown in Supporting Information S3, which approaches the phonon-scattering mobility limit of few layer  $\text{WSe}_2$  at room temperature.<sup>38,42</sup> The flat region at low  $V_{CG}$  results from the contact resistance limited by the PG being dominant in series. The n-type transport shown in Figure 2b, on the other hand, is improved compared with previously reported ambipolar devices but still has room for improvement. An on–off ratio larger than  $10^6$ , an off-state current of  $\sim 300$  fA ( $50$  fA/ $\mu\text{m}$ ), a  $V_T$  of  $\sim 0.4$  V, and a SS of  $63$  mV/dec are achieved. Though the performance is sufficient for logic applications, the n-type on-state current is generally 2–to–10 times smaller than the p-type current. The primary cause for the n-type behavior is the higher Schottky barrier of the nickel- $\text{WSe}_2$  contact as the work function of nickel is still larger than the electron affinity of  $\text{WSe}_2$ . A metal with a smaller work function could be employed as the contact in the future to further enhance the n-type behavior. However, the fabrication process must be optimized since most of these metals are prone to oxidation in air. The  $I_D$ – $V_D$  curves of the device can be found in Supporting Information S3. The on-state current is directly related to the speed performance of the circuits, which can be further increased by scaling down the channel width in this work and by improving the n-type contact through the methods provided above.

It is clear that the  $V_T$  requirements discussed in the previous section were effectively met. This can be attributed to proper contact engineering, the near-zero charge neutral point of  $\text{WSe}_2$ , and the hBN sandwiched structure, all of which are critical factors in controlling the  $V_T$  of TFT. Of particular



**Figure 4.** Schematics of (a) NAND, (b) NOR and (c) XOR gates constructed using ambipolar dual-gate transistors. PUN and PDN are circled. Both CG and PG gates serve as inputs for the XOR gate. (d) A buffer constructed using two cascaded inverters. (e) Timing diagram of the input and measured output signals. Output voltage saturation is effectively achieved, with negligible deviation from 0 V or  $V_{DD}$ . Note that all inputs, supply, and outputs operate within the same operation voltage range, while static power consumption remains ideally low due to  $V_T$  control of the devices. The buffer demonstrates the cascadability of the logic gates. (f) Output curves of a 4-transistor XOR gate with the PG-input (A) high- and low-logic voltages deviated from 0 V and  $V_{DD}$  by 0 to 1.6 V. Correct output logic is maintained for input deviation up to  $\sim 1.6$  V.

importance is the charge neutral point of  $\text{WSe}_2$ , which is close to 0 V due to the absence of intrinsic doping.<sup>43</sup> Most TMD materials, such as  $\text{MoS}_2$ , have intrinsic electron doping that result in negative n-type  $V_T$  and work in depletion mode.<sup>1,44</sup> These materials cannot be effectively turned off at  $V_{GS} = 0$  V, making them less suitable for use in cascaded circuits. Similar reasons also account for the need to shift gate input voltages to turn off the transistors in previous works. Figure 2a and b demonstrate that the TFT device can be reconfigured by the voltage of PG to form high-performance p-type or n-type transistors. If the polarity gate is connected to  $V_{DD}$  or  $V_{SS}$ , these transistors work as polarity-reconfigurable transistors with ideal gate control.

To ensure the suitability of the devices for cascaded logic circuits, it is crucial to examine their performance under a

specified operation voltage, where the gate inputs, supply voltage, and outputs are all within the same range. In this study, a voltage range of 0 to 4 V is used. It will be demonstrated later that the circuit also operates at smaller voltages. The transfer characteristics for CG and PG are shown in Figure 2c and d as a function of the PG and CG voltages, respectively, with  $V_{DS}$  fixed at 4 V to examine the off-state current in logic circuits, since the supply voltage always drops on the off-state transistors. The desired performance and resistance states are clearly maintained. The transistor is on with electron (hole) current when CG and PG are both at 4 V (0 V) and is off when CG and PG are at different logic input levels, with an off-state current of  $\sim 1$  pA ( $160$  fA/ $\mu\text{m}$ ). The hysteresis resulting in a  $V_T$  shift remains small for CG, while for PG it is slightly larger due to the inevitable lack of hBN

substrate at the SD bottom contact area. The difference between the CG and PG transfer curves can be attributed to the distinct mechanisms of a conventional gate of TFT and the gating behavior of a Schottky barrier FET (SB-FET). The former can be simply described by the long-channel model of a transistor in saturation region, while the PG gate follows the tunneling or thermionic emission in the Schottky barrier,<sup>45</sup> where the current is modulated exponentially by the barrier height, which is reduced by increasing (decreasing) the PG voltage for n (p) type. Thus, the PG can tune the resistance in a wide range continuously with a slope lower than that of the CG.

**Cascadable Logic Gates Made by WSe<sub>2</sub> Ambipolar Devices.** The performance of ambipolar dual-gate devices in various logic gates is then tested, starting with the inverter. Figure 3a and b show the voltage transfer characteristics (VTC) of the inverter with PG and CG as the inputs, respectively. While in most previous works, only inverters with CG input (the gate that only covers the channel region) are analyzed, we argue that examining the behavior of both PG and CG is necessary to interpret the characteristics of all subsequent logic gates, especially when the PG voltage is changeable to reconfigure the transistors, or is used as another input. The PG-input inverter is proven to work at  $V_{DD}$  ranging from 4 to 2 V, as shown in Figure 3a. The gain is measured to be  $-26$  at 4 V and decreases with  $V_{DD}$ . Due to the low off-state current of the ambipolar devices, the static power consumption is lower than 0.48 nW at  $V_{DD} = 4$  V, dropping to 0.12 nW at  $V_{DD} = 2$  V. The static current is slightly higher than the off-state current shown in Figure 2, mainly due to variation between devices. The lowest static power consumption in our inverters falls below the noise level of the measurement tool and is less than 0.2 nW at  $V_{DD} = 4$  V. Surprisingly, despite the difference between the n-type and p-type on-state currents, the switching threshold  $V_M$  and noise margin are almost immune to this imbalance in the PG-input configuration. The  $V_M$  of the VTC, defined as the point where  $V_{out} = V_{in}$ , is 1.98 V for  $V_{DD} = 4$  V. The noise margin low  $NM_L$  is  $0.47V_{DD}$ , and the noise margin high  $NM_H$  is  $0.44V_{DD}$ , which is significantly large. The current of the supply source is low, even when the PG input approaches  $V_M$ . The current measurements and more about the inverters can be found in Supporting Information S4. The immunity of the noise margin to the p/n imbalance and the low current are attributed to the distinct modulation of the Schottky barrier of PG, shown in Figure 2d. In contrast, the CG input configuration shown in Figure 3b displays different behaviors, acting similarly to that of a conventional CMOS inverter. A higher gain of  $-48$ , and a static power consumption close to the PG-input inverter is measured. However, the  $V_M$  and noise margins are strongly affected by the p- and n-branch currents. The  $V_M$  for long-channel devices can be calculated by

$$V_M = \frac{V_{Tn} + r(V_{DD} + V_{Tp})}{1 + r} \quad (1)$$


Here  $r = \sqrt{\frac{k_p}{k_n}}$ ,  $k_{p,n} = \frac{\mu_{p,n}C_{ox}W}{L}$ ,  $\mu_{p,n}$  is the hole and electron mobility,  $C_{ox}$  is the gate capacitance per unit area,  $W$  and  $L$  are the channel width and length, and  $V_{Tn}$  and  $V_{Tp}$  are the  $V_T$  for n-type and p-type TFT, respectively. The measured  $V_M$  in the CG-input inverter is 2.48 V, and  $r$  is calculated to be 2.3, indicating a p- and n-type current ratio of  $\sim 5$ , which is consistent with the current measured in Figure 2c and d. The

$NM_L$  is  $0.60V_{DD}$ , and  $NM_H$  is  $0.34V_{DD}$ . These values could be further improved by optimizing the n-type contact or adjusting the aspect ratio of the two transistors. When comparing the two configurations, there is a trade-off between the  $V_M$  and noise margin and the low power consumption with an input closer to  $V_M$  in PG-input inverter, as well as the larger gain and steeper SS in CG-input inverter.

Next, the ability to form various cascadable logic gates with a standard pull-up network (PUN) and pull-down network (PDN) is demonstrated. Figure 4a, b, and c show schematics of the NAND, NOR, and XOR gates made by the ambipolar dual-gate transistors. While the NAND and NOR gates act similarly to the CMOS circuits, the XOR gate benefits from the independent and symmetric input of the CG and PG. As a result, the transistor count is reduced from 8 to 4, the same as NAND and NOR gates. This allows for more flexibility in logic design with a reduced number of transistors and reduced power consumption.<sup>10</sup> To demonstrate the cascability, a buffer consisting of two cascaded inverters is schematically shown in Figure 4d and tested. The corresponding timing diagrams of the input and output of the logic gates and cascaded buffer are measured in Figure 4e. Note that all the input, supply, and output are in the same operation range of 0–4 V. Thus, a fully cascaded logic circuit based on 2D TMD ambipolar TFTs is demonstrated, with low static power consumption perfectly maintained, due to the  $V_T$  control of the devices. Output voltage saturation is well achieved with a negligible shift from 0 V or  $V_{DD}$ . The slight distortion of the shape of some output curves and a prolonged rise/fall time of  $\sim 20$  ms are due to the large parasitic capacitance of the measurement setup, which is estimated to be approximately 6 orders of magnitude higher than the intrinsic capacitance from the device. For NAND and NOR gates, the output is nearly identical if inputs A and B are applied to the PG. More information about the VTC of the buffer can be found in Supporting Information S5.

The demonstrated logic gates exhibit outstanding immunity to input noise or voltage shift, with different behaviors observed for the CG and PG inputs. Figure 4f shows the output curves of a 4-transistor XOR gate with the PG input (signal A) high and low logic voltages shifted from 0 V and  $V_{DD}$  by 0 to 1.6 V. The correct output logic is maintained up to an input noise of  $\sim 1.6$  V, indicating a substantial noise margin. The rise/fall time increases with higher input voltage shift due to the decreased on-state conductance. Supporting Information S6 provides similar plots for CG input noises with the fall/rise time not heavily affected by the CG input shift. Due to the smaller  $NM_H$  of the CG-input inverters without aspect ratio adjustment, the gate can maintain the correct output with a high-logic CG input noise of  $< 0.8$  V, which can be further improved using the method mentioned above for CG-input inverters. The static power did not increase significantly with PG input voltage shift up to 1.2 V, attributed to the PG control similar to that in the PG-input inverters. This property enables a special type of application, called “ $V_T$ -drop” logic gates, which offers more flexibility and even fewer transistors at the cost of output saturation and speed.<sup>46</sup> The following section discusses these topics and speed considerations.

**$V_T$ -Drop Logic Gates and Qualitative Speed Analysis of the Ambipolar Dual-Gate TFTs.** The high noise margin of the PG, the potential high noise margin of the CG through aspect ratio tuning, and the fact that the static current did not increase significantly with increasing PG input noises, make



**Figure 5.** Schematics of several  $V_T$ -drop logic gates based on ambipolar dual-gate TFTs, including (a) a 2-TFT XOR gate, (b) a reconfigurable NAND/OR gate, and (c) a reconfigurable NOR/AND gate. These gates achieve more complex functions with fewer transistors, with a trade-off of  $V_T$ -drop compared to full-swing output circuits. (d) The output of a full-swing 4-TFT XOR gate, a  $V_T$ -drop 2-TFT XOR gate, and a 2-TFT XOR gate with a  $V_T$ -dropped PG input. The  $V_T$ -drop states occur due to the presence of a p-type transistor in PDN, or n-type transistor in PUN. Output logic is correctly maintained by the  $V_T$ -drop circuits. The  $V_T$ -drop output of the previous stage can also be used as the input (preferably PG) of the next  $V_T$ -drop stage with an accumulated  $V_T$ -drop. Thus, non- $V_T$ -drop gates must be used between several  $V_T$ -drop gates to pull the voltage up or down to VDD or 0 V. (e) Magnified view and fitted curve of the rising edge of a  $V_T$ -drop state, where the dotted line represents the fitted curve using eq 2, and the red line represents the measured data. The rise time is prolonged due to the charging/discharging through the diode-connected n-type transistor in the PUN. (f) Schematic of the charging of the parasitic capacitor through the diode-connected n-type transistor.

" $V_T$ -drop" logic gates possible.<sup>46</sup> Figure 5a, b, and c illustrate several  $V_T$ -drop circuits, including a 2-TFT XOR gate, reconfigurable NAND/OR gate, and reconfigurable NOR/AND gate. The 2-TFT XOR gate is essentially half of the 4-TFT XOR gate (Note that the A and B inputs are switched here for convenience of the measurements but have no effect on the outputs. The timing diagram of A and B is the same as Figure 4.). The circuits in Figure 5b and c are the same NAND and NOR gates, but the gate that was connected to ground or

$V_{DD}$  is replaced with a third input C. Thus, when C is in logic low, the gate functions as a NAND and a NOR gate in Figure 4. When C is in logic high, however, they become the OR and AND gates, respectively.

In conventional CMOS gates, using a p-type transistor in the PDN or n-type transistor in the PUN is pointless because these transistors are turned off before the output fully reaches logic low or logic high, since the  $V_{GS}$  is no longer a fixed value of  $V_G - V_{SS}$  or  $V_G - V_{DD}$ , but is  $V_G - V_{out}$ . As a result, these designs



do not have a full-swing, well-saturated output but instead have an output with a voltage drop from  $V_{SS}$  or  $V_{DD}$ . However, for ambipolar dual-gate devices, they can be reversibly switched between p-type and n-type. Allowing p-type transistors in PDN or n-type transistors in PUN can provide more flexibility and further reduce the number of transistors. For the 2-TFT XOR gate, the PUN becomes a single n-type transistor when both CG and PG are in high. In steady state, this transistor requires a  $V_{DS}$  voltage close, but usually smaller than  $V_T$ , to partially turn on the transistor so that its current equals the off-state current in the PDN. This is why it is called a “ $V_T$ -drop gate”. The OR gate and AND gate follow similar principles. The output of a 4-TFT XOR gate, a 2-TFT XOR gate, and a 2-TFT XOR gate with a  $V_T$ -dropped PG input is depicted in Figure 5d. While the output of the 2-TFT XOR gates is at the correct logic level, it experiences a  $V_T$ -drop of 0.3 to 0.4 V from the  $V_{DD}$  or ground when the PUN has a gate input of (4,4), or when the PDN is (0,0). The top yellow curve represents the situation where a  $V_T$ -dropped output is cascaded into the input of a second  $V_T$ -drop stage, indicating that the  $V_T$ -drop accumulates between the  $V_T$ -drop stages. Therefore, non- $V_T$ -drop logic gates shown in Figures 3 and 4 must be used between several  $V_T$  stages to pull up or down the voltage to  $V_{DD}$  or 0 V. Examples of output curves of NAND/OR and NOR/AND gates can be found in Supporting Information S7, and the estimated value of the  $V_T$  drop can be found in Supporting Information S8. Due to the large noise margin and the immunity of off-state current to the input voltage drop of PG, the  $V_T$ -dropped outputs should preferably be sent to the PG of the next stage. This allows for more flexibility, a reduced number of TFTs, and lower power consumption, but comes with a trade-off of the need for an increased  $V_{DD}$  and lower speed. An example of a  $V_T$ -drop circuit can be found in Supporting Information S9, where a full-adder with 12 transistors is illustrated, which is less than half of the 28 transistors required for CMOS-like logic designs.

Considering the speed performance of the  $V_T$ -drop gates, the fall/rise edges are distorted when the output jumps from low to  $V_{DD}-V_T$ , or from high to  $V_T$ , as shown in Figure 5e, which is a magnified view of a single rising edge. (Note that the precise measurements of fall/rise time or propagation delay in this study are limited by the parasitic capacitances presented in the measurement and interconnected systems, thereby allowing only qualitative analysis of speed performance.). As the output initially rises quickly, the shape becomes distorted into a curve, and the rising gradually slows down. The rise time is  $\sim 60$  ms for 75%, and significantly longer for 90%, which is considerably slower than the typical rise/fall time of non- $V_T$ -drop gates, which ranges from  $\sim 10$  to 20 ms (the large parasitic capacitance is assumed to be equal). This behavior can be explained by the schematic presented in Figure 5f. Initially, the gate is in a non- $V_T$ -drop state with a 0 V output, and the parasitic capacitor is fully discharged, as depicted in the left figure. Then when the CG input is reversed with a sharp fall/rise time, the instantaneous output remains at 0 V, as shown in the right figure. Consequently, the capacitor must be charged through the PUN to increase the output voltage. Here the PUN transistor is essentially diode-connected, and the charging of the capacitor versus time  $t$  can be described by

$$V_{out} = (V_{DD} - V_{Tn}) \left( 1 - \frac{1}{\frac{k_n(V_{DD} - V_{Tn})}{2C}t + 1} \right) \quad (2)$$

Here  $C$  is the capacitor, and  $t$  is time starting from the start of the rise edge. The output voltage thus follows an inversely proportional curve and approaches  $(V_{DD}-V_{Tn})$  when  $t \rightarrow \infty$ . This equation is used to fit the measured rising edge, and the fitted curve is plotted in Figure 5e. This diode-connected charging/discharging process is widely employed in other applications, such as the internal  $V_T$  compensation of active matrix (AM) designs for OLED displays, where the  $V_T$  value is programmed and stored in the capacitor within a few tens of  $\mu$ s.<sup>47,48</sup> When the operation frequency increases, the charging and discharging of the  $V_T$ -drop circuits may be incomplete. Consequently, the actual output voltage drop might exceed  $V_T$ , and this speed trade-off should be considered based on the specific application.

Similar analysis can be applied to non- $V_T$ -drop logic gates and nearly all previous works involving dual-gate devices. The PG or any gates controlling the Schottky barrier injection operate differently from the CG, which solely controls the channel, as demonstrated in Figure 2c and d. In cascaded circuits, the input fall/rise time can be as substantial as the output. The higher SS of PG input subsequently extends the fall/rise time and propagation delay of the output when compared to the CG input. It should be noted that the SS of PG can be further improved by thinning the PG dielectric or utilizing high- $\kappa$  2D dielectric layers.<sup>45</sup> On the other hand, in terms of input noise, the PG input offers greater noise immunity while simultaneously maintaining a low static power consumption.

## CONCLUSIONS

In this study, we outline the requirements for employing ambipolar dual-gate 2D TFTs in cascaded logic circuits with  $V_T$  control being one of the most critical aspects for cascadability and power saving. High-performance ambipolar dual-gate TFTs based on hBN-sandwiched WSe<sub>2</sub> are fabricated and tested. The transistors achieve a high on–off ratio greater than  $10^8$ , an off-state current of 100 fA (20 fA/ $\mu$ m), and an SS of 62 mV/dec for the p type, as well as an on–off ratio greater than  $10^6$ , an off-state current of 300 fA (50 fA/ $\mu$ m), and an SS of 63 mV/dec for the n type. By engineering the contact, dielectric environment, and gating, the devices are proven capable of forming cascaded logic circuits. PG-input and CG-input inverter configurations are tested, achieving gains of  $-26$  and  $-48$ , along with low static power consumption. Subsequently, standard XOR, NAND and NOR gates, as well as buffers made by two cascaded inverters with static CMOS-like connections are demonstrated, and the noise margins of these circuits are thoroughly analyzed. Furthermore,  $V_T$ -drop circuits enabled by the large noise margin and low power consumption of the devices are introduced and tested. The trade-off between the number of transistors, power consumption, design flexibility, and output swing and speed is analyzed in detail. The future development direction of ambipolar WSe<sub>2</sub> TFTs is clear. Optimizing the n-type current, particularly the n-type contact, is necessary. Improving the PG control over the Schottky barrier can be achieved by reducing the hBN thickness or using a high- $\kappa$  2D insulator. Additionally, device scaling is also required to observe the behavior of short-channel devices.<sup>20</sup> The large-area growth and transfer methods of high-quality WSe<sub>2</sub> and hBN or other alternative 2D materials must be developed for industrial applications of these technologies. In conclusion, this work demonstrates low-power-consumption cascaded and cascaded logic gates based



on ambipolar TMD TFTs, enhancing the understanding of the relevant devices and performance.

## METHODS

**Ambipolar Dual-Gate WSe<sub>2</sub> TFT Fabrication.** A Si substrate with 285 nm of SiO<sub>2</sub> is cleaned. Metal pads and coarse/fine alignment markers made from 80 nm of Cr/Au are defined using e-beam lithography (EBL) and e-beam evaporation. A 15 nm Cr/Au CG is patterned and deposited. The sample undergoes ozone ultraviolet (UV) cleaning before a 15 nm hBN flake is exfoliated from bulk and transferred onto the CG using a standard PPC/PDMS dry transfer technique inside an Ar-filled glovebox. A 200 °C high vacuum annealing is applied to improve hBN adhesion and eliminate tape residue and air bubbles. Fifteen nm Ti/Pd/Pt and 15 nm Ti/Ni contacts are then patterned and deposited, respectively.

A 4 nm WSe<sub>2</sub> flake is exfoliated from the bulk onto another ozone UV-cleaned substrate. The sample is annealed at 200 °C before the flake is patterned and etched with CHF<sub>3</sub> and O<sub>2</sub> thermal plasma. The target sample, the WSe<sub>2</sub> sample, and the sample with another 15 nm hBN are all annealed to remove absorbed O<sub>2</sub> and water. The samples are then placed into the glovebox immediately, and a dry transfer with PPC/PDMS is used to pick up hBN and WSe<sub>2</sub> and place them onto the contact area of the transistors. A 200 °C high-vacuum annealing is performed again to eliminate the residue and air bubbles. Finally, 30 nm Cr/Au is patterned and deposited as the PG.

**Electrical Testing of Single Devices and Logic Circuits.** Single device characterization is performed on a Cascade probe station with a Keysight 4156 semiconductor analyzer. The logic circuits are tested in a custom-made probe station. The devices are connected to form logic circuits by connecting the probes or by wire bonding on a printed circuit board (PCB). The measurement tools include Keithley 2600B, 2400 and 2401 sourcemeters and Keysight 33500B waveform generators.

## ASSOCIATED CONTENT

### Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acsnano.3c03932>.

Table of recent experimental work on ambipolar reconfigurable logic gates based on 2D materials; *I*–*V* characteristics of a platinum-only TFT, a nickel-only TFT, and a half platinum, half nickel TFT; Additional *I*–*V* characteristics of the ambipolar dual-gate devices; Current measurement and more about inverters; VTC of the two-inverter buffer; Additional output of the logic gates with CG input voltage noise or deviation; Example of output curves of NAND/OR gates; Explanation of the *V*<sub>T</sub>-drop; Schematic of a full adder with 12 transistors (PDF)

## AUTHOR INFORMATION

### Corresponding Author

Jean Anne C. Incorvia — Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78712, United States; [orcid.org/0000-0002-4805-2112](https://orcid.org/0000-0002-4805-2112); Email: [incorvia@austin.utexas.edu](mailto:incorvia@austin.utexas.edu)

### Authors

Xintong Li — Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78712, United States; [orcid.org/0000-0001-8566-0558](https://orcid.org/0000-0001-8566-0558)

Peng Zhou — Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas 75080-3021, United States

Xuan Hu — Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas 75080-3021, United States

Ethan Rivers — Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78712, United States

Kenji Watanabe — Research Center for Electronic and Optical Materials, National Institute for Materials Science, Tsukuba 305-0044, Japan; [orcid.org/0000-0003-3701-8119](https://orcid.org/0000-0003-3701-8119)

Takashi Taniguchi — Research Center for Materials Nanoarchitectonics, National Institute for Materials Science, Tsukuba 305-0044, Japan; [orcid.org/0000-0002-1467-3105](https://orcid.org/0000-0002-1467-3105)

Deji Akinwande — Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas 78712, United States; [orcid.org/0000-0001-7133-5586](https://orcid.org/0000-0001-7133-5586)

Joseph S. Friedman — Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas 75080-3021, United States; [orcid.org/0000-0001-9847-4455](https://orcid.org/0000-0001-9847-4455)

Complete contact information is available at: <https://pubs.acs.org/doi/10.1021/acsnano.3c03932>

### Author Contributions

X.L. fabricated the devices, carried out the measurements, and wrote the manuscript. P.Z. and X.H. assisted with the measurements. E.R. assisted with the fabrication. K.W. and T.T. provided the high-quality hBN bulk material. J.S.F. and D.A. supervised. J.A.I. conceived the project, led supervising the work, and wrote the manuscript.

### Funding

The authors acknowledge funding support from the National Science Foundation Electrical, Communications and Cyber Systems (NSF ECCS) Grant Number 2154285 (X.L., J.A.I.) as well as funding from the NSF ECCS Grant Number 2154314 (P.Z., X.H., J.S.F.). D.A. acknowledges the support of the Air Force Research Laboratory (AFRL) award FA9550-21-1-0460. This work was performed in part at the University of Texas Microelectronics Research Center, a member of the National Nanotechnology Coordinated Infrastructure (NNCI), which is supported by the National Science Foundation (Grant ECCS-2025227). The authors acknowledge the use of shared research facilities supported in part by the Texas Materials Institute and the Texas Nanofabrication Facility supported by NSF Grant No. NNCI-1542159. K.W. and T.T. acknowledge support from the JSPS KAKENHI (Grant Numbers 20H00354, 21H05233, and 23H02052) and World Premier International Research Center Initiative (WPI), MEXT, Japan.

### Notes

The authors declare no competing financial interest.

## ACKNOWLEDGMENTS

We would like to thank Dr. Jaesuk Kwon for the advice on the electrical measurements. We thank the REU program in UT Austin for supporting E.R. from the Center for Dynamics and Control of Materials: an NSF MRSEC.

## REFERENCES

- (1) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS<sub>2</sub> Transistors. *Nat. Nanotechnol.* **2011**, *6* (3), 147–150.

- (2) Schwierz, F. Graphene Transistors. *Nat. Nanotechnol.* **2010**, *5* (7), 487–496.
- (3) Li, L.; Yu, Y.; Ye, G. J.; Ge, Q.; Ou, X.; Wu, H.; Feng, D.; Chen, X. H.; Zhang, Y. Black Phosphorus Field-Effect Transistors. *Nat. Nanotechnol.* **2014**, *9* (5), 372–377.
- (4) Zaumseil, J.; Sirringhaus, H. Electron and Ambipolar Transport in Organic Field-Effect Transistors. *Chem. Rev.* **2007**, *107* (4), 1296–1323.
- (5) Zhang, Y.; Wang, Y.; Gao, C.; Ni, Z.; Zhang, X.; Hu, W.; Dong, H. Recent Advances in N-Type and Ambipolar Organic Semiconductors and Their Multi-Functional Applications. *Chem. Soc. Rev.* **2023**, *52* (4), 1331–1381.
- (6) Zhao, Y.; Guo, Y.; Liu, Y. 25th Anniversary Article: Recent Advances in n-Type and Ambipolar Organic Field-Effect Transistors. *Adv. Mater.* **2013**, *25* (38), 5372–5391.
- (7) Chow, W. L.; Yu, P.; Liu, F.; Hong, J.; Wang, X.; Zeng, Q.; Hsu, C. H.; Zhu, C.; Zhou, J.; Wang, X.; Xia, J.; Yan, J.; Chen, Y.; Wu, D.; Yu, T.; Shen, Z.; Lin, H.; Jin, C.; Tay, B. K.; Liu, Z. High Mobility 2D Palladium Diselenide Field-Effect Transistors with Tunable Ambipolar Characteristics. *Adv. Mater.* **2017**, *29* (21), 1–8.
- (8) Lin, Y. F.; Xu, Y.; Wang, S. T.; Li, S. L.; Yamamoto, M.; Aparecido-Ferreira, A.; Li, W.; Sun, H.; Nakaharai, S.; Jian, W. B.; Ueno, K.; Tsukagoshi, K. Ambipolar MoTe<sub>2</sub> Transistors and Their Applications in Logic Circuits. *Adv. Mater.* **2014**, *26* (20), 3263–3269.
- (9) Ren, Y.; Yang, X.; Zhou, L.; Mao, J. Y.; Han, S. T.; Zhou, Y. Recent Advances in Ambipolar Transistors for Functional Applications. *Adv. Funct. Mater.* **2019**, *29* (40), 1–65.
- (10) Ben-Jamaa, M. H.; Mohanram, K.; De Micheli, G. An Efficient Gate Library for Ambipolar CNTFET Logic. *IEEE Trans. Comput. Des. Integr. Circuits Syst.* **2011**, *30* (2), 242–255.
- (11) Zhu, W.; Yogeesh, M. N.; Yang, S.; Aldave, S. H.; Kim, J. S.; Sonde, S.; Tao, L.; Lu, N.; Akinwande, D. Flexible Black Phosphorus Ambipolar Transistors, Circuits and AM Demodulator. *Nano Lett.* **2015**, *15* (3), 1883–1890.
- (12) Du, Y.; Liu, H.; Deng, Y.; Ye, P. D. Device Perspective for Black Phosphorus Field-Effect Transistors: Contact Resistance, Ambipolar Behavior, and Scaling. *ACS Nano* **2014**, *8* (10), 10035–10042.
- (13) Heinzig, A.; Slesazeck, S.; Kreupl, F.; Mikolajick, T.; Weber, W. M. Reconfigurable Silicon Nanowire Transistors. *Nano Lett.* **2012**, *12* (1), 119–124.
- (14) Beddiar, M. I.; Zhang, X.; Liu, B.; Zhang, Z.; Zhang, Y. Ambipolar-To-Unipolar Conversion in Ultrathin 2D Semiconductors. *Small Struct* **2022**, *3* (12), 2200125.
- (15) Yi, J.; Sun, X.; Zhu, C.; Li, S.; Liu, Y.; Zhu, X.; You, W.; Liang, D.; Shuai, Q.; Wu, Y.; Li, D.; Pan, A. Double-Gate MoS<sub>2</sub> Field-Effect Transistors with Full-Range Tunable Threshold Voltage for Multi-functional Logic Circuits. *Adv. Mater.* **2021**, *33* (27), 1–8.
- (16) Hu, X.; Abraham, A. S.; Incorvia, J. A. C.; Friedman, J. S. Hybrid Pass Transistor Logic with Ambipolar Transistors. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2021**, *68* (1), 301–310.
- (17) Kenarangi, F.; Hu, X.; Liu, Y.; Incorvia, J. A. C.; Friedman, J. S.; Partin-Vaisband, I. Exploiting Dual-Gate Ambipolar CNFETs for Scalable Machine Learning Classification. *Sci. Rep.* **2020**, *10* (1), 1–10.
- (18) Ghasemzadeh Mohammadi, H.; Gaillardon, P. E.; Zhang, J.; De Micheli, G.; Sanchez, E.; Sonza Reorda, M. A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors. *ACM J. Emerg. Technol. Comput. Syst.* **2017**, *13* (2), 1.
- (19) Resta, G. V.; Gonzalez, J. R.; Balaji, Y.; Agarwal, T.; Lin, D.; Catthoor, F.; Radu, I. P.; De Micheli, G.; Gaillardon, P. E. Towards High-Performance Polarity-Controllable FETs with 2D Materials. *Proc. 2018 Des. Autom. Test Eur. Conf. Exhib. DATE 2018* **2018**, 637–641.
- (20) Resta, G. V.; Agarwal, T.; Lin, D.; Radu, I. P.; Catthoor, F.; Gaillardon, P. E.; De Micheli, G. Scaling Trends and Performance Evaluation of 2-Dimensional Polarity-Controllable FETs. *Sci. Rep.* **2017**, *7*, 1–9.
- (21) Snelgrove, A.; Gaillardon, P. E. Programmable Logic Elements Using Multigate Ambipolar Transistors. *Proc. - 2022 25th Int. Symp. Des. Diagnostics Electron. Circuits Syst. DDECS 2022* **2022**, 112–117.
- (22) Yu, M.; Wan, H.; Cai, L.; Miao, J.; Zhang, S.; Wang, C. Fully Printed Flexible Dual-Gate Carbon Nanotube Thin-Film Transistors with Tunable Ambipolar Characteristics for Complementary Logic Circuits. *ACS Nano* **2018**, *12* (11), 11572–11578.
- (23) Wu, P.; Reis, D.; Hu, X. S.; Appenzeller, J. Two-Dimensional Transistors with Reconfigurable Polarities for Secure Circuits. *Nat. Electron.* **2021**, *4* (1), 45–53.
- (24) Resta, G. V.; Sutar, S.; Balaji, Y.; Lin, D.; Raghavan, P.; Radu, I.; Catthoor, F.; Thean, A.; Gaillardon, P. E.; De Micheli, G. Polarity Control in WSe<sub>2</sub> Double-Gate Transistors. *Sci. Rep.* **2016**, *6* (July), 1–6.
- (25) Resta, G. V.; Balaji, Y.; Lin, D.; Radu, I. P.; Catthoor, F.; Gaillardon, P. E.; De Micheli, G. Doping-Free Complementary Logic Gates Enabled by Two-Dimensional Polarity-Controllable Transistors. *ACS Nano* **2018**, *12* (7), 7039–7047.
- (26) Pan, C.; Wang, C. Y.; Liang, S. J.; Wang, Y.; Cao, T.; Wang, P.; Wang, C.; Wang, S.; Cheng, B.; Gao, A.; Liu, E.; Watanabe, K.; Taniguchi, T.; Miao, F. Reconfigurable Logic and Neuromorphic Circuits Based on Electrically Tunable Two-Dimensional Homojunctions. *Nat. Electron.* **2020**, *3* (7), 383–390.
- (27) Zimmermann, R.; Fichtner, W. Low-Power Logic Styles: CMOS versus Pass-Transistor Logic. *IEEE J. Solid-State Circuits* **1997**, *32* (7), 1079–1090.
- (28) Rathod, A. P. S.; Lakhera, P.; Baliga, A. K.; Mittal, P.; Kumar, B. Performance Comparison of Pass Transistor and CMOS Logic Configuration Based De-Multiplexers. *Int. Conf. Comput. Commun. Autom. ICCCA 2015* **2015**, *1*, 1433–1437.
- (29) Hasan, M.; Hossein, M. J.; Hossain, M.; Zaman, H. U.; Islam, S. Design of a Scalable Low-Power 1-Bit Hybrid Full Adder for Fast Computation. *IEEE Trans. Circuits Syst. II Express Briefs* **2020**, *67* (8), 1464–1468.
- (30) Wang, Y.; Chhowalla, M. Making Clean Electrical Contacts on 2D Transition Metal Dichalcogenides. *Nat. Rev. Phys.* **2022**, *4* (2), 101–112.
- (31) Lin, D.; Wu, X.; Cott, D.; Verreck, D.; Groven, B.; Sergeant, S.; Smets, Q.; Sutar, S.; Asselberghs, I.; Radu, I. Dual Gate Synthetic WS<sub>2</sub> MOSFETs with 120  $\mu\text{S}/\mu\text{m}$  Gm 2.7  $\mu\text{F}/\text{cm}^2$  Capacitance and Ambipolar Channel. *IEEE Int. Electron Devices Meet* **2020**, *3*, 6.1–3.6.4.
- (32) Durán Retamal, J. R.; Periyanaagounder, D.; Ke, J. J.; Tsai, M. L.; He, J. H. Charge Carrier Injection and Transport Engineering in Two-Dimensional Transition Metal Dichalcogenides. *Chem. Sci.* **2018**, *9* (40), 7727–7745.
- (33) Zhao, Y.; Xu, K.; Pan, F.; Zhou, C.; Zhou, F.; Chai, Y. Doping, Contact and Interface Engineering of Two-Dimensional Layered Transition Metal Dichalcogenides Transistors. *Adv. Funct. Mater.* **2017**, *27* (19), 1603484.
- (34) Das, S.; Sebastian, A.; Pop, E.; McClellan, C. J.; Franklin, A. D.; Grasser, T.; Knobloch, T.; Illarionov, Y.; Penumatcha, A. V.; Appenzeller, J.; Chen, Z.; Zhu, W.; Asselberghs, I.; Li, L. J.; Avci, U. E.; Bhat, N.; Anthopoulos, T. D.; Singh, R. Transistors Based on Two-Dimensional Materials for Future Integrated Circuits. *Nat. Electron.* **2021**, *4* (11), 786–799.
- (35) Kim, B. K.; Kim, T. H.; Choi, D. H.; Kim, H.; Watanabe, K.; Taniguchi, T.; Rho, H.; Kim, J. J.; Kim, Y. H.; Bae, M. H. Origins of Genuine Ohmic van Der Waals Contact between Indium and MoS<sub>2</sub>. *npj 2D Mater. Appl.* **2021**, *5* (1), 1–10.
- (36) Zhou, C.; Zhao, Y.; Raju, S.; Wang, Y.; Lin, Z.; Chan, M.; Chai, Y. Carrier Type Control of WSe<sub>2</sub> Field-Effect Transistors by Thickness Modulation and MoO<sub>3</sub> Layer Doping. *Adv. Funct. Mater.* **2016**, *26* (23), 4223–4230.
- (37) Das, S.; Appenzeller, J. WSe<sub>2</sub> Field Effect Transistors with Enhanced Ambipolar Characteristics. *Appl. Phys. Lett.* **2013**, *103* (10). DOI: 10.1063/1.4820408
- (38) Movva, H. C. P.; Rai, A.; Kang, S.; Kim, K.; Fallahazad, B.; Taniguchi, T.; Watanabe, K.; Tutuc, E.; Banerjee, S. K. High-Mobility

Holes in Dual-Gated WSe<sub>2</sub> Field-Effect Transistors. *ACS Nano* **2015**, 9 (10), 10402–10410.

(39) Illarionov, Y. Y.; Rzepa, G.; Wärtl, M.; Knobloch, T.; Grill, A.; Furchi, M. M.; Mueller, T.; Grasser, T. The Role of Charge Trapping in MoS<sub>2</sub>/SiO<sub>2</sub> and MoS<sub>2</sub>/HBN Field-Effect Transistors. *2D Mater.* **2016**, 3, 1–10.

(40) Li, W.; Zhou, J.; Cai, S.; Yu, Z.; Zhang, J.; Fang, N.; Li, T.; Wu, Y.; Chen, T.; Xie, X.; Ma, H.; Yan, K.; Dai, N.; Wu, X.; Zhao, H.; Wang, Z.; He, D.; Pan, L.; Shi, Y.; Wang, P.; Chen, W.; Nagashio, K.; Duan, X.; Wang, X. Uniform and Ultrathin High- $\kappa$  Gate Dielectrics for Two-Dimensional Electronic Devices. *Nat. Electron.* **2019**, 2 (12), 563–571.

(41) Hattori, Y.; Taniguchi, T.; Watanabe, K.; Nagashio, K. Layer-by-Layer Dielectric Breakdown of Hexagonal Boron Nitride. *ACS Nano* **2015**, 9 (1), 916–921.

(42) Chuang, H. J.; Tan, X.; Ghimire, N. J.; Perera, M. M.; Chamlagain, B.; Cheng, M. M. C.; Yan, J.; Mandrus, D.; Tománek, D.; Zhou, Z. High Mobility WSe<sub>2</sub> p - And n - Field-Effect Transistors Contacted by Highly Doped Graphene for Low-Resistance Contacts. *Nano Lett.* **2014**, 14 (6), 3594–3601.

(43) Li, X.; Liu, Z.; Liu, Y.; Karki, S.; Li, X.; Akinwande, D.; Incorvia, J. A. C. All-Electrical Control and Temperature Dependence of the Spin and Valley Hall Effect in Monolayer WSe<sub>2</sub> Transistors. *ACS Appl. Electron. Mater.* **2022**, 4 (8), 3930–3937.

(44) Wang, H.; Yu, L.; Lee, Y. H.; Shi, Y.; Hsu, A.; Chin, M. L.; Li, L. J.; Dubey, M.; Kong, J.; Palacios, T. Integrated Circuits Based on Bilayer MoS<sub>2</sub> Transistors. *Nano Lett.* **2012**, 12 (9), 4674–4680.

(45) Tian, H.; Tan, Z.; Wu, C.; Wang, X.; Mohammad, M. A.; Xie, D.; Yang, Y.; Wang, J.; Li, L. J.; Xu, J.; Ren, T. L. Novel Field-Effect Schottky Barrier Transistors Based on Graphene-MoS<sub>2</sub> Heterojunctions. *Sci. Rep.* **2014**, 4, 1–9.

(46) Friedman, J. S.; Geier, M. L.; Hersam, M. C.; Sahakian, A. V. *System and method for complimentary VT-drop ambipolar carbon nanotube logic*. U.S. Patent 10,594,319, 2020.

(47) Chang, T. K.; Lin, C. W.; Chang, S. LTPO TFT Technology for AMOLEDs. *Dig. Technol. Pap. - SID Int. Symp.* **2019**, 50, 545–548.

(48) Yonebayashi, R.; Tanaka, K.; Okada, K.; Yamamoto, K.; Yamamoto, K.; Uchida, S.; Aoki, T.; Takeda, Y.; Furukawa, H.; Ito, K.; Katoh, H.; Nakamura, W. High Refresh Rate and Low Power Consumption AMOLED Panel Using Top-Gate n-Oxide and p-LTPS TFTs. *J. Soc. Inf. Dispersion* **2020**, 28 (4), 350–359.