A ±0.5 dB, 6 nW RSSI Circuit With RF Power-to-Digital Conversion Technique for Ultra-Low Power IoT Radio Applications

Ankit Mittal[®], Graduate Student Member, IEEE, Nikita Mirchandani[®], Graduate Student Member, IEEE, Giuseppe Michetti[®], Graduate Student Member, IEEE, Luca Colombo[®], Member, IEEE, Tanbir Haque, Senior Member, IEEE, Matteo Rinaldi[®], Senior Member, IEEE, and Aatmesh Shrivastava[®], Senior Member, IEEE

Abstract—This paper presents a new technique of radio frequency (RF) signal strength detection with a received signal strength indicator (RSSI) circuit which can be deployed in an internet-of-things (IoT) network. The proposed RSSI circuit is based on a direct conversion of RF to digital code indicating the signal strength. The direct conversion is achieved by the repeated switching of a rectifier's output voltage using an ultra-low power comparator. A 5-bit programmable feedback circuit is used to correct detection inaccuracies. The RSSI circuit is implemented in a 65-nm CMOS process and consumes 6nW power. It has a linear dynamic range of 26dB and exhibits an error of ±0.5dB with a wide bandwidth of 750MHz. A detailed analysis of the RSSI circuit is presented and verified with simulation and measurement results. The high detection accuracy with ultra-low power consumption of our RSSI circuit is favourable for IoT applications including localization, beamforming, hardware security and other low-power applications.

Index Terms—Received signal strength indicator (RSSI), Internet of Things (IoT), wireless networks, radio frequency (RF), hardware security.

I. Introduction

THE growth of internet-of-things (IoT) network is unleashing a new era of low-power connected devices with an anticipated 75 billion IoT devices being expected to be connected in the network by the year 2025 [1]. Enabling wireless technologies such as Bluetooth, ZigBee, LoRaWAN, and Sig-Fox have technologically advanced wireless communication in the IoT landscape. However, a reliable communication in a

Manuscript received 26 January 2022; revised 23 April 2022; accepted 6 June 2022. Date of publication 22 June 2022; date of current version 30 August 2022. This work was supported in part by the National Institutes of Health (NIH) under Grant HHS/1UF1NS107694-01; and in part by the National Science Foundation (NSF) under Grant ECCS-2125222 with Industry Support from InterDigital Inc. This article was recommended by Associate Editor L. Shen. (Corresponding author: Ankit Mittal.)

Ankit Mittal, Nikita Mirchandani, Giuseppe Michetti, Luca Colombo, Matteo Rinaldi, and Aatmesh Shrivastava are with the Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115 USA (e-mail: mittal.ank@northeastern.edu; mirchandani.n@northeastern.edu; michetti.g@northeastern.edu; l.colombo@northeastern.edu; m.rinaldi@northeastern.edu; aatmesh@ece.neu.edu).

Tanbir Haque is with InterDigital Inc., New York, NY 10120 USA (e-mail: tanbir.haque@interdigital.com).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TCSI.2022.3181543.

Digital Object Identifier 10.1109/TCSI.2022.3181543

densely deployed network of IoT devices with shared spectrum is becoming increasingly challenging.

The reliability of wireless communication is challenged by several issues on account of "hostility" of the wireless channels. The spatio-temporal fluctuations in the wireless channel which include shadowing, multipath propagation, propagation loss, and inter symbol interference (ISI) affect the transmitted signal by introducing random variations in the signal strength to cause variations of orders of magnitude.

The high variation in the received radio frequency (RF) signal, requires a wide dynamic range detection circuit for the RF receivers to be robust and adaptive to fluctuations. RF receivers must be sensitive to low magnitude signal while also ensuring that a higher magnitude input signal does not lead to internal saturation.

Various magnitude control architectures including limiting amplifier (LA) [2]–[7] and automatic gain controller (AGC) [8]–[10] have been used to control the magnitude of the received signal to prevent the RF receivers from saturating. Fundamentally, these architectures are based on power detection of the received signal, where input power level is used to control the gain. The strength of the incoming signal in these magnitude control architectures is conventionally detected by the received signal strength indicator (RSSI) amplifier. Conventional RSSI circuit is a logarithmic amplifier that provides an output DC voltage to the corresponding input RF power. It can be used for monitoring and signal processing to control the gain in the RF signal chain. The logarithmic characteristic of the RSSI circuit is used to map a wide dynamic range of the signal on to a relatively limited output voltage range.

To assess and use the "best" communication channel, RSSI circuit is deployed as a signal quality measurement tool in the RF receivers [11]–[13]. Other applications in the IoT realm include localization [14], smart storage systems [15], biomedical applications like human body communication [2], wireless beamforming [14] and seizure detection [16] among others. The mandatory requirement of RSSI in the physical layer (PHY) of IEEE 802.15.4 protocol stack makes RSSI an indispensable part of the RF receivers [17].

With such a critical and integral role of the RSSI circuit in RF receivers, optimizing its key parameters such as power consumption, dynamic range, and detection accuracy is critical to the optimization of the entire RF receiver. RSSI designs in the

1549-8328 © 2022 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.




Fig. 1. (a) The RSSI circuit directly converts the input signal power to a digital code where the number of toggles (N) vary with the incoming signal strength (dBm). (b) The strength incoming RF signal is detected by the unique signature generated in the RSSI circuit.

literature for various applications have reported dynamic range > 50 dB with detection accuracy ranging from ± 1 to $\pm 2 dB$ and power consumption in the range of few mWs [2], [3], [5], [6]. The higher dynamic range at the cost of such high power consumption is not a feasible scenario considering IoT devices are operated using small batteries. While ultra-low power RSSI circuits have recently been reported [18], these RSSI circuits cater to only low frequency (in kHz) biomedical EEG applications. With ultra-low power (ULP) consumption, IoT devices can potentially thrive on a self-sustained energy system with energy harvesting, overcoming limitations of battery-based systems [19].

In this paper, an ultra-low power RSSI circuit is designed in 65-nm CMOS technology which directly converts the input RF power to a digital signal, indicating the strength of the incoming signal. The RSSI design has a sensitivity of $-55 \, \mathrm{dBm}$. It has a dynamic range of 26dB, power consumption of 6nW, and detection accuracy of $\pm 0.5 \, \mathrm{dB}$ with the highest reported figure of merit (FOM) among the state-of-the-art designs. The rest of the paper is organized as follows. Section II discusses conventional architecture and the architecture of this RSSI circuit. Section III provides the details of the circuit design. In Section IV, we provide an analysis of the design. Measurement results are presented in Section V. Finally, conclusions are presented in Section VI.

II. RSSI ARCHITECTURE

Successive detection architecture (SDA), is the conventionally used RSSI architecture. SDA architecture consists of cascaded limiting amplifiers (LA) and full wave rectifiers (FWR) in each stage and generates an output which is proportional to the logarithm of the input signal. It has a relatively lower power consumption compared to the other reported architectures [6].

Based on the equations of dynamic range and accuracy, which are the critical parameters of the RSSI circuit [3], it is observed that increasing the number of stages (*n*) and the gain per stage of the limiting amplifier improves the dynamic range and the accuracy of detection.

Optimization of these parameters would lead to an increased overall power consumption for detection in addition to the area overhead. In addition to detection, magnitude control of the incoming signal with architectures like AGC using digital signal processing step would also incur extra power consumption. In this work, a different RSSI design architecture

is presented over the conventional SDA-based signal detection. Through a direct conversion of RF signal to a digital code, the detection and processing steps are combined at ultra-low power consumption with a lower area overhead.

A. Design Architecture

Fig. 1(a) shows the architecture of the RSSI circuit. It is based on the envelope detection of the incoming signal RF_{IN} , which is implemented using a multi-stage passive rectifier. RF_{IN} is rectified and the output V_{out} is AC-coupled to an ultra-low power comparator. This output voltage of the rectifier triggers the comparator to generate a '0' or a '1'. The output of the comparator is fed back to the multi-stage passive rectifier. Each stage of the rectifier consists of a discharge switch which effectively discharges the output of the rectifier by discharging each stage of the rectifier. Based on the control signal from the comparator, discharge event happens for a $0 \rightarrow 1$ transition. In the symbol duration T_b , the incoming signal initiates another cycle, charging the rectifier output node. This again triggers the comparator and leads to another cycle of the discharge. The repeated cycle of charging-discharging (toggle) of the rectifier output in the duration T_b of the incoming signal RF_{IN} , triggers the comparator output to '1/0' respectively and creates a unique digital signature indicating the strength of incoming signal. Thus, a higher strength signal leads to multiple charge-discharge events at the output of the comparator.

Fig. 1(b) shows that for two different incoming signal strength P_{in1} and P_{in2} , the strength of the incoming RF signal is uniquely identified by the different toggling output of the RSSI circuit. A higher power signal P_{in2} charges the rectifier output faster than the lower power signal P_{in2} in the period T_b and hence leads to a higher number of output toggles. The number of toggles at the RSSI output increases with the input signal strength. It enables input power detection with a high accuracy. The direct conversion of the input signal to a digital word provides several advantages:

1) Direct Digitization of the RF Signal: The direct conversion of the signal strength to a digital code can be used to indicate and control the magnitude of the incoming signal, eliminating the need for further post processing like code word generation in AGC based architecture [10]. The direct conversion eliminates the need of analog to digital converter (ADC), which would otherwise require a higher dynamic range leading to a higher area and power overhead [20], [21].




Fig. 2. Modified 10-Stage Dickson based passive rectifier with the discharge switch for energy detection of the incoming RF signal.

- 2) Noise Resilience: To assess the accuracy of the link quality, it is important to characterise the in-band interference and the ambient channel noise. This RSSI circuit can characterize the in-band interference and the ambient channel noise, which can be used to set the threshold before the actual channel estimation [22].
- 3) Higher Accuracy: In this RSSI design, a high accuracy in the signal strength detection is achieved. This is advantageous for applications like localization, where the detection accuracy is a critical specification [23].
- 4) Diverse Applications: In addition to enhancing the viability of novel wireless techniques like beamforming [14] on account of better accuracy, the ultra low power consumption of the RSSI circuit is favourable for the low power IoT applications like link quality assessment, RF energy harvesting, backscatter communication, and secure wireless communication among others.

III. CIRCUIT IMPLEMENTATION

A. Rectifier

Fig. 2 shows a modified Dickson charge pump with a 10-stage rectifier which is used to perform power detection of the incoming RF signal. The output of the rectifier is a DC signal with small ripples. The input to successive stages swings on top of the DC level of the previous stage, which results in a higher output voltage. The rectifier must exhibit high voltage conversion across a wide range of the input powers in order to achieve the desired dynamic range for the RSSI-based detection. Fig. 2 shows multiple half wave rectifiers cascaded to provide a higher output voltage. For the incoming signal of amplitude V_A , with a large dynamic range, the transistors in the diode configuration may operate either in the subthreshold or in the saturation region. For low strength signal, the transistors primarily operate in the subthreshold region. In Table I, device implementation details for the rectifier design are presented.

1) Sensitivity: For the RSSI circuit, sensitivity is defined as the minimum input power (dBm) for which the circuit consistently generates at least one toggle at the output. This minimum detectable signal sets the lower limit of the dynamic range of detection. The rectifier is followed by the comparator, and hence the rectifier output voltage must reach the threshold voltage of the comparator (V_{sw}) within the duration of the incoming RF signal. Fig. 3(a) shows the simulation results of the output voltage of the rectifier for different power levels marked with the switching threshold (V_{sw}). Although the use

TABLE I DEVICE IMPLEMENTATION FOR RECTIFIER

Device	Туре	Property		
M_{1-10}	NCH_LVT	W/L=200n/60n		
$M_{x(1-10)}$	NCH_LVT	W/L=200n/60n		
C_{1-10}	MIM	200 fF		

of passive rectifiers limits the sensitivity when compared to active rectifiers, they are instrumental in enabling the ultra-low power operation. The 10-stage rectifier can detect signals at -55dBm (with matching network).

2) Timing Analysis of the Rectifier: The time for the rectifier output voltage to reach to V_{sw} depends on several factors and a detailed analysis is presented below for the half wave rectifier and is extended to an n-stage rectifier.

In the sub-threshold region of operation, the transistor drain current is given by,

$$I_D = I_S e^{(V_{GS} - V_{TH})/\eta V_t} (1 - e^{-V_{DS}/V_t})$$
 (1)

where I_S is the sub-threshold saturation current, η is the sub-threshold ideality factor, V_t is the thermal voltage given by kT/q, V_{TH} is the threshold voltage, and V_{GS} is the gate-source voltage. $V_{GS} = V_O - V_A cos\omega t$ where V_O is the output of each stage. The DC output or average current from the rectifier can be calculated by

$$I_O = \frac{1}{T} \cdot \int_0^T I_D \cdot dt \tag{2}$$

To simplify an otherwise involved equation [24], the sinusoidal input of an amplitude V_A is approximated with a square wave of amplitude $k \cdot V_A$ as shown in Fig. 3(b), assuming that the scaling factor k for the square wave provides the same output power as the sinusoidal wave input. As the transistors are connected in the diode configuration, $V_{GS}=V_{DS}$, the resulting equation, assuming a square wave input, is given by,

$$I_{O} \cong \frac{I_{ST}}{T} \cdot \int_{0}^{T/2} e^{(k \cdot V_{A} - V_{O})/\eta V_{t}} (1 - e^{(-k \cdot V_{A} + V_{O})/V_{t}}) \cdot dt$$
$$- \frac{I_{ST}}{T} \cdot \int_{T/2}^{T} e^{(0)/\eta V_{t}} (1 - e^{-(k \cdot V_{A} + V_{O})/V_{t}}) \cdot dt$$

where $I_{ST} = I_S \cdot e^{-V_{TH}/\eta V_t}$, and $V_{GS} = 0$ during the reverse bias phase.

For $kV_A \gg V_0$, the equation resolves to

$$I_O = \frac{I_{ST}}{2} (e^{k \cdot V_A/\eta V_t} - 1) \tag{3}$$

At lower input powers with k < 1 and $\eta > 1.2$, $kV_A \ll \eta V_t$. I_O using Taylor's expansion can be written as

$$I_O \cong \frac{I_{ST}}{2} \cdot \left(\frac{k \cdot V_A}{\eta V_t}\right)$$
 (4)

Time required (t_{stage}) for the rectifier output (single stage) to reach the switching voltage of comparator V_{sw} ,

$$\int_{0}^{V_{sw}} C \cdot dV = \int_{0}^{t_{stage}} I \cdot dt$$
$$t_{stage} = \left(\frac{2 \cdot C \cdot V_{sw} \cdot \eta \cdot V_{t}}{I_{ST} \cdot k}\right) \cdot (V_{A})^{-1}$$




Fig. 3. (a) Output of the 10-stage Dickson charge pump for different input power levels of the RF signal, (b) Square wave approximation for analysis, (c) Simulation results of the rectifier timing response for different switching voltage of the comparator.




Fig. 4. (a) Transient noise analysis of the rectifier, a high value can trigger the comparator, (b) Power spectral density (PSD) plot of the noise, (c) The noise is dominant in the low frequency region.

For n - stage rectifier,

$$t_{rect} \cong \left(\frac{2 \cdot C \cdot V_{sw} \cdot \eta \cdot V_t}{I_{ST} \cdot k \cdot k'}\right) \cdot (V_A)^{-1} \tag{5}$$

where k' represents the scaling factor of the n-stage rectifier.

For the conventional n-stage Dickson charge pump, $k' \approx n$, when the rectifier output reaches the maximum open circuit voltage. In the modified rectifier, the output charges only upto V_{sw} as it enables the discharge switch in each stage, effectively discharging the rectifier output before it settles to the open circuit voltage implying k' < n.

Taking natural logarithm on both sides in Eq. 5 and based on the conversion of V_A to $P_{in}(dBm)$ by the relation,

$$P_{in}(dBm) = 10 \cdot \log_{10} \left(\frac{V_A^2}{2R_{in} \cdot 10^{-3}} \right)$$

where R_{in} in the input impedance of the rectifier, t_{rect} (after conversion of \log_{10} to natural logarithm, \log_e scale) can be finally written as,

$$\ln(t_{rect}) = -(A \cdot P_{in} + B) + \left[\ln\left(\frac{2 \cdot C \cdot V_{sw} \cdot \eta V_t}{I_S \cdot k \cdot k'}\right) + \frac{V_{TH}}{\eta V_t} \right]$$
(6)

where A and B are constants with $A = \frac{\ln(10)}{20}$ and $B = \frac{1}{2} \ln(2R_{in} \cdot 10^{-3})$.

Several important conclusions can be drawn from Eq. 6 that give an insight on the design of rectifiers operating in the subthreshold region. First, $(\ln(t_{rect}))$ is a linear function of P_{in} , which is an important result, as a linear relation between the

number of toggles $(\ln N)$ and the input power (expressed in dBm) is derived later. The negative slope is an anticipated result as rectifier time (t_{rect}) must decrease with increasing input voltage. Second, based on the above analysis from Eq. 6, the threshold voltage variation does not affect the slope of the curve and it can be corrected in the initial calibration along with the temperature dependant term $(V_{TH}/\eta V_t)$. To confirm the above analysis, simulations of the rectifier response time at different input power levels are presented in Fig. 3(c). The variation in the switching voltages changes the y-intercept while the slope of the curve remains the same in accordance with Eq. 6. At higher input power levels, the transistors shift from sub-threshold to saturation region of operation which imparts a non-linear characteristic and limits the dynamic range of detection. Under this constraint, techniques to extend the dynamic range are discussed in Section V.

3) Noise Analysis of the Rectifier: Sensitivity of the rectifier can be limited by the noise from the rectifier. If the noise of the rectifier exceeds the minimum detectable signal level of the rectifier, it will affect the overall sensitivity which limits the dynamic range of input signal power detection. The noise simulation shown in Fig. 4(a) reveals that the noise from the rectifier alone is high enough to trigger the comparator which may lead to detection inaccuracies from the undesired toggling of the output node of the RSSI circuit. From Fig. 4(b), it is observed that the noise from the rectifier is dominant in the lower frequency range (hundreds of Hz). From Fig. 4(c), the magnitude of noise reaches to 1mV in the lower frequency range (1 - 10Hz). To mitigate the effects of this low frequency noise, a low frequency noise cancellation




Fig. 5. (a) Ultra-low power comparator schematic composed of amplifiers and digitizing inverters, (b) DC offset and low frequencies noise cancellation circuit.




Fig. 6. Simulation results for (a) Open-loop response of the comparator (b) Closed loop response with offset-noise correction feedback loop.

circuit is implemented in the feedback loop of the comparator. The design details of noise cancellation are discussed in Section III-B

B. Comparator

Fig. 5(a) presents the schematic of the comparator which is a differential amplifier followed by a common source stage. Transistors $M_3 - M_4$ are used to sense the output voltage of the rectifier (V_{IN}) and transistor M_1 is held at the common—mode level. The bias current of the comparator is 4nA which includes bias for diff-amp stage and programmable inverter. In Table II, device implementation details for the comparator design are presented. The comparator is triggered by the output of the rectifier, with switching threshold as labelled in Fig. 3(a). A tunable switching threshold for the comparator is implemented with a 3-bit programmable inverter which can also aid in dynamic range enhancement. To improve the precision of the detection, a configurable negative feedback circuit is implemented in the comparator which alleviates the sources of error.

1) Feedback Circuit: The device mismatch in the comparator generates non-ideal effects resulting in an input referred offset voltage. This input referred offset voltage can lead to significant accuracy errors in the detection of signal strength. Another source of error is the noise from the rectifier (dominant at low frequencies) which was discussed in Section III-A.

TABLE II
DEVICE IMPLEMENTATION FOR COMPARATOR

Device	Туре	Property			
M_1, M_2, M_3, M_4	PCH	W/L=500n/500n			
M_5, M_6	PCH	W/L=200n/60n			
M_7,M_8	NCH_LVT	W/L=1µ/500n			
M_9	NCH_LVT	W/L=2µ/500n			
M ₁₀	PCH	W/L=800n/200n			
M_{11}	NCH_HVT	W/L=200n/1μ			


From Fig. 4(a), it is observed that the integrated noise is sufficiently high (1mV) at lower frequency to trigger the comparator even in the absence of an incoming signal. This would lead to an incorrect toggle from the comparator, introducing inaccuracies in the detection. By using a first order low pass filter in the feedback loop of comparator as shown in Fig. 5(b), both DC offset and the dominant *I/f* noise from the rectifier can be corrected. The offset in the design is corrected by removing the offset of the first stage amplifier while the succeeding inverter helps in achieving the digitizing functionality as expected from a comparator.

The closed loop frequency response of comparator is given by,

$$A(s) = \frac{V_0(s)}{V_{in}(s)} = A_0 \cdot \frac{(s\tau_z + 1)}{(s\tau_{p1} + 1) \cdot (s\tau_{p2} + 1)}$$
(7)

where A_0 represents the small signal gain and τ_{p1}^{-1} and τ_{p2}^{-1} represent the output poles of the differential amplifier and the CS stage respectively. The feedback network introduces a zero τ_{z1}^{-1} in the frequency response. This zero (τ_{z1}^{-1}) , cancels the sources of errors limited to low frequencies and also improves the stability of the circuit. This attenuates both the DC and low frequency signal.

Fig. 6(a) shows the simulation result for the open loop frequency response of the comparator. In Fig. 6(b), the simulation result for the response of the comparator with the feedback loop is presented. The comparator with the feedback loop






Fig. 7. Simulation results for (a) 5-bit programmable pseudo-resistor based feedback network, (b) 3-bit programmable inverter.




Fig. 8. Discharge switch triggered by the comparator output included in each stage of the rectifier for a faster discharge of the rectifier output.

shows a flat band gain of 44dB, 3dB bandwidth of 60kHz, and 0dB bandwidth of 1MHz. The attenuating behavior of the comparator at low frequencies removes the effects of the DC offset and 1/f noise from the rectifier. It should be noted that the feedback loop does not attenuate the incoming signal in the range of interest (a few kHz to MHz).

To cancel the low frequency signals in the order of hundreds of Hz would require a significantly high value of resistor in the low pass filter based feedback network. With a capacitance of 10pF realized using an on-chip metal-insulator-metal (MIM) capacitor, a resistance of 1-10G Ω s would be required. The requirement of such a high resistance is practically infeasible if realized on-chip with a poly-silicon based resistor. Pseudoresistor [25], which is essentially a MOS transistor connected in the diode topology can present a high resistance and is an alternate way to realize high on-chip resistors. Although, pseudo-resistor as a simple topology can achieve such values of resistance, process variation affects its resistance value significantly. To account for the process variability of the pseudo-resistor based topology, a 5-bit tunable pseudo-resistor network is implemented achieving different cut-off frequencies as shown in Fig. 7(a). This one time setting of the cut-off frequency is a part of the initial calibration setup of the RSSI circuit. Using this tunable setup, a variation of more than $2\times$ in the value of the pseudo-resistor can be controlled.

2) Programmable Inverter: Device mismatch related offset is removed from the comparator because it can cause a large variation in the comparator's switching threshold. However, a 0-offset comparator can start toggling due to noise. The switching threshold of the comparator therefore is made tunable with the following 3-bit programmable stage inverter to keep it above noise. Fig. 5(a) shows the inverter which can have a small influence on the comparator's switching

threshold. From Fig. 7(b), a tunability range of up to 100mV in the switching threshold of the inverter can be achieved with different settings of the programmable inverter. This translates to a tunable switching threshold control of up to 0.5mV at the comparator input. Along with the offset and low frequencies noise correction in the comparator, the programmable inverter in different settings can be used to control switching threshold of the comparator to correct for any additional noise. This additional correction is part of the initial calibration process.

3) Timing Analysis: The output of the rectifier $(V_{out,rect})$ is AC-coupled to the input of the comparator $(V_{in,comp})$ and can be approximated as a ramp function as shown in Fig. 3(a) (inset)

$$V_{in,comp}(t) = V_{out,rect}(t) = \frac{V_{sw}}{t_{rect}} \cdot t$$
 (8)

where t_{rect} is the time to reach the switching voltage V_{sw} of the comparator and is calculated from Eq. 5.

Using Eq. 7 and 8, a detailed analysis if undertaken, shows an exponential relation between t_p and input power (dBm), and $t_p \ll t_{rect}$. For the sake of brevity, simulation results are directly presented in Fig. 9(a), to demonstrate that the magnitude of the comparator delay does not have a significant impact on the toggling rate of the RSSI output as overall delay is dominated by the rectifier.

C. Discharge Circuit

To discharge the output of the rectifier based on the trigger from the comparator, a discharge switch as shown in Fig. 8, is incorporated in all stages of the 10-stage rectifier.

The discharge switch has transistors M_1 and M_2 in the cascode configuration where voltage V_{CTRL} is the gate voltage of M_1 , M_2 and is controlled by the gated signal DCHG and external signal $DCHG_{EN}$. $DCHG_{EN}$ is the output of the comparator, intentionally slewed to prevent charge-feedthrough issues from quick successive transitions of the comparator output. $DCHG_{EN}$ is asserted when RSSI based detection is performed. To enable a faster discharge of the multi-stage rectifier, this discharge switch is included in each stage of the rectifier to discharge the rectifier completely without any residual charge.




Fig. 9. (a) Simulation results of relation of different timing arcs with the input power for the RSSI circuit. Overall timing t_{toggle} mainly depends on t_{rect} , (b) Simulation result of the number of toggles at the RSSI output for different input powers, (c) Simulation results of a simplified scenario of signal estimation for the RSSI circuit with an input power of -20dBm. The output toggles correspond to the input signal strength.

1) Timing Analysis: In Fig. 9(a), simulation result of rectifier discharge time, $t_{discharge}$ with input power is presented. The comparator is triggered once the rectifier voltage reaches V_{sw} (Fig. 3(a)). The discharge circuit has to discharge the rectifier output (V_{sw}) irrespective of the input power level implying a constant discharge time. In Fig. 9(a), it is observed that the discharge time is a nearly constant timing arc for lower input powers.

D. Toggle Counter

The toggle counter presented in Fig. 10, indicates the digital word corresponding to the power of the incoming signal. Each charge-discharge cycle of the rectifier in a given symbol, in the bit period T_b (Fig. 1) results into a toggle at the output of the comparator which is counted by the toggle counter. The programmable reset block in the toggle counter is a standard 3-bit counter which resets the 10-bit counter. For the incoming RF signal, the toggle counter counts each toggle at the RSSI output. In the absence of the RF signal (symbol '0'), the programmable reset block then resets the 10-bit counter for the next counting period. The absence of RF signal is detected once the $RESET_OUT = 111$ based on the counting of clock (CL) pulses. The clock signal (CL) driving the programmable reset block is a 32kHz real time clock (RTC) commonly available in various IoT application.

While this RSSI circuit consists of 10-bit counter, a higher bit counter (11 or 12-bit) will have better coverage of the entire dynamic range of signal detection. The post layout power consumption of the toggle counter is 0.5nW from 0.6V supply. ULP RTC clock will add an additional few nWs to the overall power consumption [26], [27].

IV. ANALYSIS

A. Toggle Rate Calculation

The toggling rate is calculated based on the timing delay of the entire path i.e. charge-discharge path of the rectifier output. In Fig. 9(a), different logarithmic relation between the different timing arcs and the input power is presented.

The total time for a single toggle is given by t_{toggle}

$$t_{toggle} = t_{rect} + t_p + t_{discharge}$$

Based on the results in Eq. (6) and simulation results in Fig. 9(a), it is observed that for lower powers,




Fig. 10. Toggle counter design to indicate the digital code corresponding to the power level of the incoming RF signal.

 $t_{rectifier} \gg (t_p + t_{discharge})$. This simplifies the number of toggles of the RSSI output as,

$$N = \frac{T_b}{t_{rect} + t_p + t_{discharge}}$$
$$\approx \frac{T_b}{t_{rect}}$$

Substituting the value of t_{rect} from Eq. 5 and taking natural log on both sides,

$$\ln(N) = (AP_{in} + B) + \left[\ln\left(\frac{T_b I_S k' k}{2C V_{sw} \eta V_t}\right) - \frac{V_{TH}}{\eta V_t} \right]$$
(9)

This can be further simplified as,

$$ln(N) = \alpha P_{in} + \beta$$
(10)

where α and β represent the slope and the y-intercept of the line respectively. Thus, the RSSI circuit presents a linear characteristics of $\ln(N)$ with the input power (dBm). The simulation results presented in Fig. 9(b) confirm the analysis.

B. RSSI Protocol

According to 802.15.4 standard [17], the PHY layer of the radio must provide an estimate of the received signal power indicated by an integer value. The signal strength is generally observed between PCLP (Physical Layer Convergence Protocol) preamble and PLCP header.

Considering channel state estimation, the transmitter sends the packets, and the RSS sensor collects and monitors the RSSI value at a low data rate like 100 packets per second [11], [28]. The process of transmission, collection, and monitoring is repeated for different transmission powers accordingly.

In Fig. 9(c), simulation results of a simplified scenario of signal estimation are presented, wherein RSSI detection is




Fig. 11. Die Micrograph of the RSSI circuit implementation in 65-nm CMOS process.

performed during the preamble state of packet transmission at a transmit power of -20 dBm using on-off keying (OOK) based modulation at 900MHz. Based on the magnitude of the incoming signal, the RSSI circuit generates a toggling pattern as the output, which is directly correlated with the signal strength. Based on the toggle value, the RSSI value can be reported directly in dBm.

Even though RSSI based detection is generally performed with low bit rates, the RSSI circuit supports a bit rate of 0.1kbps-100kbps, and hence can implement even a faster channel state estimation.

V. MEASUREMENT RESULTS

A. Measurement Setup

The RSSI circuit is designed in a 65-nm CMOS process. Fig. 11 shows the die micrograph with an area breakdown of different blocks. The die is encapsulated in a Quad Flat No-Leads (QFN) package. This RSSI circuit is energy detection based and performs detection in amplitude modulation schemes like OOK, which is a more commonly used modulation to assess the link quality in applications like ULP wake up receivers (WRX) [29]. Measurements on the RSSI circuit were performed to characterize its sensitivity, dynamic range, noise performance, modulation speed, and power consumption. The measurement setup to characterize the performance of the RSSI circuit is presented in Fig. 12. RF signal source (Tektronix TSG4106A) was used to generate the incoming RF signal and noise signal (for noise measurements). Pattern generator (Link instruments: IO3200) was used to generate one-time calibration signals. For the noise measurements, power combiner (ZFSC-2-2500-S+) was used to combine the incoming RF signal and noise signal. RSSI test board was placed in a thermal chamber (Tenney-TJR) for temperature measurements.

The setup and results for these measurements are discussed below

1) Sensitivity Measurements: To characterize the overall sensitivity of the proposed circuit, we measured the sensitivity of the RSSI circuit with an off-chip matching network [30].




Fig. 12. Measurement setup to characterize sensitivity, dynamic range, power consumption, modulation speed and noise performance of the RSSI circuit.




Fig. 13. Measurement result showing single toggle of the comparator when rectifier output charges to 1 mV for -38 dBm input power OOK modulated at 900 MHz.




Fig. 14. Measurement of sensitivity of the RSSI circuit from 600MHz to 1.35GHz. The sensitivity of the circuit at 900MHz is -38dBm.

The off-chip matching network (co-design of antenna and MEMS resonator) provided a boost in the voltage gain by 17dB at 820MHz. The single toggle at the output results in a sensitivity of -55dBm at 820MHz with a OOK modulated signal at 0.1kbps (10% duty cycle). To further characterize the RSSI circuit at different frequencies and at different power, rest of the measurements were carried without the off-chip matching network.

Fig. 13 shows the basic measured transient output of the RSSI circuit. It shows a single toggle response to a slowly rising rectifier output with -38dBm input power, OOK modulated at 900MHz. The comparator toggles when the rectifier output reaches 1mV. This result also validates




Fig. 15. Measurement of sensitivity of the RSSI circuit across 8-different chips.




Fig. 16. Measurement results showing the sensitivity variation across a temperature range of -15° C to 100° C.

the offset-correction method used in the design. An uncompensated comparator would not respond to the 1mV input voltage due to inherent offset. Fig. 14 shows the sensitivity measurement result for a broad range of frequencies (600MHz-1.35GHz). The sensitivity of the RSSI circuit varies from -39dBm at 600MHz to -37dBm at 1.3GHz. The circuit achieves a sensitivity of -38dBm from 900MHz to 1.2GHz.

Sensitivity of the RSSI circuit across 8-different chips was also characterized. Fig. 15 shows this measurement. A mean (μ) sensitivity of -37.5dBm is achieved with a standard deviation (σ) of 0.58dB.

To characterize the variation of sensitivity with temperature, sensitivity of the circuit for a temperature range of -15° C to 100° C was measured. Fig. 16 shows the variation in the sensitivity across this temperature range. The sensitivity of the RSSI circuit is -38dBm at room temperature.

2) Dynamic Range Measurement: The measurement is done for a symbol duration of 10ms (at 10% duty cycle, i.e., high for 1ms) during which the toggle at the RSSI output is recorded and the measurement is repeated for different power levels at 900MHz. Although this RSSI circuit works for a broad frequency spectrum (Fig. 14), in Fig. 17(a) measurement results for the dynamic range at 900MHz [31], [32] are presented. The measurement data is plotted on the natural log scale (\log_e) represented as $\ln(N)$. From the measurement plot, the RSSI circuit has a dynamic range of 26dB with an accuracy of ± 0.5 dB.

Fig. 17(b) shows the comparison between the simulated and measured results for the dynamic range. The reported slope from the measurements matches with the simulated results and an error of $\pm 0.5 dB$ between the measurement and simulation

results highlights the overall accuracy of the entire setup. The difference of 3dB between simulation and measurement is on account of the insertion loss which was not considered in the simulation setup.

Dynamic Range Enhancement To improve the dynamic range at higher input power, different techniques like capacitor attenuation array [7], [33], selective stage control of limiting amplifier [34], power selection control bits [35], multiple RSSI circuits [36] are generally used. It should be noted that the RSSI circuit is fully monolithic and no external off-chip components have been used for dynamic range extension. Off-chip components like capacitor attenuation array which effectively prevents saturation at higher input power levels, would prove advantageous in increasing the dynamic range.

3) Noise Resilience Measurements: Experiments were done to measure the noise performance of the RSSI circuit. Fig. 13 shows the ability of the comparator to detect a low signal at 1mV output voltage of the rectifier. It shows higher resilience to DC-offset and low frequency noise. The trip point of the comparator can be further raised by controlling the switching threshold of the programmable inverter (Fig. 5-a). Fig. 18 shows the measurement results of the RSSI output toggle with a 900MHz OOK signal sent at -38dBm input power. The 3-bit control signal B is used to control the inverter threshold (Fig. 7-b). B=<111>, which sets the lowest trip point for the comparator, shows 3 toggles at -38dBm. In all the measurements, B=<110> is used which sets the comparator threshold to 1mV shows a single toggle. B=<000> sets the highest threshold and no comparator toggling is seen at this power level.

The performance of the RSSI circuit in the presence of ambient RF noise and in-band blocker was also characterized. Fig. 19 presents the measurement results for the ambient noise and in-band blocker.

a) Ambient noise: In one experiment, a continuous wave (CW) in-band blocker was applied at 902MHz (2MHz offset) with its power varying from -30 to -10dBm. The input signal was OOK modulated signal at 900MHz. RSSI output toggle count was observed at -36dBm and -27dBm input power. In addition to this, out-of-band CW blockers were also applied at 800MHz and 1GHz. Fig. 19-(a) shows the measurement result for the CW blocker. In the presence of the CW blocker or ambient noise, the rectifier output settles to its corresponding DC voltage level. Thus, the RSSI circuit with the DC-offset correction only responds to the primary input signal and number of toggles remain same even in the presence of CW blocker or ambient noise. This feature of the RSSI circuit can have advantage in providing defense against constant jamming attacks [37].

b) In-band interference: For the in-band blocker, a 0.1kbps (10% duty cycle) OOK modulated in-band blocker was applied at 902MHz (2MHz offset) with a power level of -33dBm and varied the input power level from -55 to -13dBm. Fig. 19-(b) shows the measurement results. Three regions are highlighted to see the effect of in-band blocker on the number of output toggles.

For low input power level (< -38dBm), the toggling at the output is dominated by in-band blocker. This toggle count can be used to characterize the (OOK modulated) in-band blocker (*Blocker power characterization* in Fig. 19-(b)). At higher




Fig. 17. (a) Measurement result of the dynamic range of the RSSI circuit. The RSSI circuit has a detection accuracy of ± 0.5 dB over a 26dB dynamic range (b) Comparison between the simulated and measurement result of the dynamic range of the RSSI circuit.




Fig. 18. Measurement results showing how programming of the inverter threshold controls the trip point of the comparator with input power at -38dBm at 900MHz. (a) $B{=}{<}111{>}$ sets the minimum threshold for the comparator and results in multiple switching, (b) $B{=}{<}110{>}$ sets the next higher threshold and consequently results in one toggle at -38dBm, and (c) $B{=}{<}000{>}$ sets the highest threshold and no toggling is measured.




Fig. 19. Performance measurement of the RSSI circuit in the presence of ambient RF noise. (a) RSSI output measured for a 900MHz signal at -36dBm and -27dBm with a continuous wave in-band blocker at different power levels and at different frequencies, (b) RSSI output measured with OOK modulated -33dBm, 902 MHz in-band blocker.

input power levels, the output toggles represent the combined effect of the in-band blocker with the input signal. This deviation of the toggle count can be compensated from the *Blocker power characterization* mode which can be used to improve




Fig. 20. Performance measurement of the RSSI circuit in the presence of in-band blocker of -20 dBm at 902 MHz OOK modulated at 1 Mbps.

the accuracy of detection (*Noise correction* in Fig. 19-(b)). When the input power level is further increased, the number of toggles is dominated by the input power, minimizing the effect of in-band blocker in the detection accuracy (*Noise resilience* in Fig. 19-(b)).

The performance of the RSSI circuit in presence of an in-band blocker OOK modulated at high data rate was also measured. In Fig. 20, measurement results when a 1Mbps OOK modulated in-band blocker at 902MHz (2MHz offset) with a power level of -20dBm was applied and varied the input power level from -40 to -13dBm are presented. The number of toggles remain unaffected owing to the band-pass characteristics of the comparator in the RSSI circuit (Fig. 6(b)).

The effect of external interference noise is briefly discussed below:

- c) Electrostatic discharge (ESD): In the this RSSI design, rectifier output is AC-coupled to the comparator. Any slow or fast transients will be attenuated by the band-pass response of the comparator Fig. 6(b). In addition to this, ESD protection circuits at RF_{IN} pad are used to suppress ESD effects.
- d) Radiation-based noise: Electromagnetic radiation interference is more dominant at higher frequencies, particularly in the 2.4GHz band [38], [39]. The RSSI circuit with out-of-band blocker rejection feature will filter out these elec-




Fig. 21. (a) Measurement results showing the toggle count for different symbol pulse width with input RF signal at 900MHz and -37dBm power (b) Measurement results showing power consumption of the RSSI circuit for different number of output toggles.




Fig. 22. Measurement results showing the variation in the power consumption across a temperature range of -15° C to 100° C for the minimum detectable power.

tromagnetic radiation interference which exist at frequencies above the range of interest.

- 4) Modulation Speed Measurement: The response of the circuit to different modulation speed was also measured. Fig. 21-(a) shows the measurement results of the output toggles for an input power of -37dBm input power at 900MHz OOK modulated at different modulation speeds. The modulation speed was varied by changing the pulse width from 1ms to 6ms over a 10ms time period. As expected, the toggle count increases with increase in the symbol duration (Eq.9)
- 5) Power Consumption Measurements: In Fig. 21-(b) measurement results for the power consumption of the RSSI circuit for different number of output toggles are presented. As the number of toggles increase, the overall power consumption increases on account of higher switching in the circuit. The circuit consumes 6nW for the minimum detectable power of -38dBm. For -20dBm input power, the RSSI circuit consumes 15nW power. The power consumption of the circuit across temperature variation for a OOK modulated signal at 900MHz when the circuit generates single toggle at the output was also measured. A proportional to absolute current reference (PTAT) was used to bias the comparator across the temperature range for a constant transconductance [40]. In Fig. 22, the measurement result of the power consumption across the range of temperature from -15° C to 100° C for the minimum detectable power are presented.

The power consumption varies with the input signal strength as higher strength signal generates more toggles and hence higher switching power. Within the dynamic range of detection (26dB), the power consumption varies from 6nW (-38dBm) to 90nW (-13dBm). This RSSI circuit consumes higher power only during the incoming RF signal. Considering

IoT applications like link quality assessment, secure wireless communication, the RSSI circuit has to actively monitor the wireless link for signal detection. While the signal detection may happen in short pulses, in the absence of RF signal, the standby power of the RSSI circuit becomes dominant for continuous monitoring. The standby power of SDA-based RSSI design in few milli-watts may be prohibitively large considering IoT applications. However for this RSSI circuit, power goes down to a few nano-watts in the absence of RF signal.

B. Figure of Merit

Table III compares this work with some of the other reported works for RSSI circuit or ULP radios which include RSSI circuit. The measured sensitivity of this RSSI circuit is -38dBm at 900MHz. The sensitivity is further improved to -55dBm at 820MHz by using an off-chip matching network. This work reports the lowest power consumption of 6nW and a high detection accuracy $\pm 0.5\text{dB}$ when compared to the other works. The active area of the RSSI circuit is 0.04 mm^2 . It also reports the highest Figure of Merit (FOM) among other works where FOM defined as [44],

$$FOM(10^{12}) = \frac{10^{(DR/20)} \cdot f_{max}}{P}$$

where DR is the dynamic range, f_{max} is the maximum frequency of operation and P is the power consumption.

The ultra-low power consumption of the RSSI circuit with 26dB dynamic range can be useful in ULP IoT applications which include link quality monitoring [29], RF energy harvesting monitoring [45], backscatter communication [12], security against jamming attacks [37], among others.

C. Target Applications

The ultra low power consumption of this RSSI circuit (standby power of 6nW) with a dynamic range of 26dB and a sensitivity of -55dBm (when using off-chip matching network) is favourable for the following low power applications.

- a) Link quality assessment: RSSI circuit is crucial to continuously monitor the link quality for wireless communication [13]. In [29], authors report a RSSI circuit with a dynamic range of 25dB to support RSSI and CCA for link quality measurements for ULP WRX. This RSSI circuit as a link quality indicator (LQI) tool with 6nW power consumption would reduce the power consumption of the entire ULP radio.
- b) RF energy harvesting monitoring: In RF energy harvesting based systems, RSSI is deployed to monitor the strength of the incoming signal. In [45], RSSI circuit used to monitor the incoming RF signal for a RF-DC energy harvester. This RSSI circuit with ultra-low power consumption can be deployed as the monitoring systems for energy harvesters. It can potentially enable a simultaneous RF monitoring and storage of harvested energy otherwise prohibitive due to a high power consumption of the RSSI circuit [45].
- c) Backscatter communication: Recently, backscatter communication as a replacement to conventional high power transceivers in the IoT systems, has been implemented in [12]. Transmitter-tag link is characterized with the RSSI circuit for a <40m communication range in an office environment with

Ref	TCAS-II'22 [18]	TMTT'21 [41]	ISSCC'21 [29]	IEEE Access'20 [42]	MWCL'19 [7]	TMTT'16 [35]	TCAS-I'15 [43]	TCAS-I'14 [3]	JSSC'12 [44]	This work
Technology	65nm	180nm	65nm	65nm	$0.18\mu m$	28nm	65nm	$0.18\mu m$	$0.18\mu m$	65nm
Supply Voltage	1	1.8	-	1.2	3.3	1.8	1.2	1.8	1.8	1
Dynamic Range(dB)	45	128.8	25	20	45	40	15	55	64	26
Power Consumption (mW)	3.2x10 ⁻⁵	89.2	$3.2x10^{-3}$	2.04	0.78	11.8	0.96	4.68	1.08×10^{-3}	0.6x10 ⁻⁵
f _{max} (GHz)	1x10 ⁻⁶	0.87	2.4	5	5	4	0.108	-	$2x10^{-5}$	1.35
Number of stages	6	2	2x16 [⊕]	1	7	4	3	6	1	10⊕
Accuracy (dB)	±1	-	±3	± 0.5	±1	±0.8	±1.5	±1	<1	± 0.5
Sensitivity(dBm)	-40	-18.6	-67.5	5	-10	-35	-40	-55	-61	-55# -38*
Silicon Area (mm ²)	0.123	3.56	0.33	0.014	0.085	0.15	0.75	0.6	0.019	0.04
Bandwidth (GHz)	1x10 ⁻⁶	0.4	-	2	4.6	3.3	0.02	0.03	$2x10^{-5}$	0.75
BW/Area (GHz/mm ²)	8.13x10 ⁻⁶	0.11	-	142.86	54.12	22.02	0.03	0.05	1.05x10 ⁻³	18.38
Measurement time (ms)	-	8.1	-	-	-	-	-	-	-	1
Energy/Conversion (J)	-	7.23x10 ⁻⁴	-	-	-	-	-	-	-	$6x10^{-12}$
FOM (GHz/mW)	5.6	2.69x10 ⁴	1.33x10 ⁴	24.5	1140	33.9	0.6	-	29.3	4.5x10 ⁶

TABLE III

COMPARISON OF THIS RSSI DESIGN WITH OTHER REPORTED WORKS ON RSSI CIRCUIT

25dB dynamic range. The dynamic range of the RSSI circuit (26dB) can meet range characterization in such backscatter communication based ULP IoT transceivers.

d) Secure wireless communication: In addition to the link quality assessment for low power radio, an enhanced security in the ULP IoT network has been gaining traction [46], [47]. Physical layer attacks like jamming attacks, energy depletion attacks can lead to a disruption in the communication leading to Denial of Service (DoS) in the IoT network [48]–[50]. RSSI circuit as a energy-detection based solution along with packet delivery ratio (PDR) have been used to detect such physical layer attacks [37]. In Fig. 19(a) measurement results demonstrating the resilience of this RSSI circuit to the in-band and out-of-band CW blockers are presented. In addition to this, the ability of this circuit to characterize the in-band OOK modulated blocker is presented in Fig. 19(b). RSSI circuit as an energy efficient *lightweight* solution can be used to detect and provide defense against such physical layer attacks like constant jammer, deceptive jammer among others.

VI. CONCLUSION

This paper presented an ultra-low power RSSI circuit implemented in a 65-nm CMOS process with a 1V supply. The novel technique of direct conversion of the RF signal to a digital code presents several advantages over the conventional successive detection architecture. The direct RF to digital code converter RSSI circuit consumes a power of 6nW and achieves a sensitivity of -55dBm (with off-chip matching network) and a dynamic range of 26dB. With noise and offset correction and digital implementation of the detection, an accuracy of $\pm 0.5 dB$ is achieved. The mathematical analysis of the toggling rate of the RSSI circuit is in strong agreement with the simulation and measurement results. Measurement results of the sensitivity of the RSSI circuit across a broad range of frequencies (600MHz to 1.35GHz), temperature range $(-15^{\circ} \text{ C} \text{ to } 100^{\circ} \text{ C})$ and process variation were presented. The measurement results of the noise performance of the RSSI circuit under ambient noise and in-band blockers and the corrective measures to achieve noise resilience were also presented. The RSSI circuit also has the highest FOM among the other reported works for the RSSI-based detection. Finally, some target ULP IoT applications where this work can be advantageous were discussed.

REFERENCES

- [1] IoT Market Size Worldwide 2017–2025. [Online]. Available: https://www.statista.com/statistics/976313/global-iot-market-size/
- [2] J. Jang, Y. Lee, H. Cho, and H.-J. Yoo, "A 540-μW duty controlled RSSI with current reusing technique for human body communication," *IEEE Trans. Biomed. Circuits Syst.*, vol. 10, no. 4, pp. 893–901, Jul. 2016.
- [3] S. Byun, "Analysis and design of CMOS received signal strength indicator," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 10, pp. 2970–2977, Oct. 2014.
- [4] R. Luo, X. Bai, S. Diao, and F. Lin, "A 1 mW CMOS limiting amplifier and RSSI for ZigBee applications," in *Proc. IEEE Int. Wireless Symp.* (IWS), Apr. 2013, pp. 1–4.
- [5] C.-P. Wu and H.-W. Tsao, "A 110-MHz 84-dB CMOS programmable gain amplifier with integrated RSSI function," *IEEE J. Solid-State Circuits*, vol. 40, no. 6, pp. 1249–1258, Jun. 2005.
- [6] P.-C. Huang, Y.-H. Chen, and C.-K. Wang, "A 2-V 10.7-MHz CMOS limiting amplifier/RSSI," *IEEE J. Solid-State Circuits*, vol. 35, no. 10, pp. 1474–1480, Oct. 2000.
- [7] X. Hao et al., "A reverse-RSSI logarithmic power detector with +35-dBm maximum detectable power in 180-nm CMOS," IEEE Microw. Wireless Compon. Lett., vol. 29, no. 9, pp. 610–613, Sep. 2019.
- [8] Z. Shi, Y. Yang, and D. Li, "A low-power ADC with compact AGC loop for LR-WPAN receivers," *Anal. Integr. Circuits Signal Process.*, vol. 84, no. 1, pp. 9–18, Jul. 2015.
- [9] X. Wang, B. Chi, and Z. Wang, "A low-power high-data-rate ASK IF receiver with a digital-control AGC loop," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 8, pp. 617–621, Aug. 2010.
- [10] C. Bai, J. Wu, and M. Zhang, "A CMOS low power fast-settling AGC amplifier based on integrated RSSI," *Anal. Integr. Circuits Signal Process.*, vol. 87, no. 3, pp. 379–387, Jun. 2016.
- [11] J. S. Silva, B. Krishnamachari, and F. Boavida, Eds., Wireless Sensor Networks (Lecture Notes in Computer Science), vol. 5970. Berlin, Germany: Springer, 2010, doi: 10.1007/978-3-642-11917-0.
- [12] P.-H.-P. Wang, C. Zhang, H. Yang, M. Dunna, D. Bharadia, and P. P. Mercier, "A low-power backscatter modulation system communicating across tens of meters with standards-compliant Wi-Fi transceivers," *IEEE J. Solid-State Circuits*, vol. 55, no. 11, pp. 2959–2969, Nov. 2020.
- [13] P. S. Yedavalli, T. Riihonen, X. Wang, and J. M. Rabaey, "Far-field RF wireless power transfer with blind adaptive beamforming for Internet of Things devices," *IEEE Access*, vol. 5, pp. 1743–1752, 2017.
- [14] S. Abeywickrama, T. Samarasinghe, C. K. Ho, and C. Yuen, "Wireless energy beamforming using received signal strength indicator feedback," *IEEE Trans. Signal Process.*, vol. 66, no. 1, pp. 224–235, Jan. 2018.
- [15] A. Buffi, A. Michel, P. Nepa, and B. Tellini, "RSSI measurements for RFID tag classification in smart storage systems," *IEEE Trans. Instrum. Meas.*, vol. 67, no. 4, pp. 894–904, Apr. 2018.
- [16] Y. Zhang, N. Mirchandani, M. Onabajo, and A. Shrivastava, "RSSI amplifier design for a feature extraction technique to detect seizures with analog computing," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Oct. 2020, pp. 1–5.
- [17] IEEE Standard for Low-Rate Wireless Networks, Standard 802.15.4-2020 (Revision of IEEE Std 802.15.4-2015), 2020, pp. 1–800.

[®]Number of rectifier stages, #Measured at 820MHz using off-chip matching network, *Measured at 900MHz without off-chip matching network

- [18] Y. Zhang, N. Mirchandani, S. Abdelfattah, M. Onabajo, and A. Shrivastava, "An ultra-low power RSSI amplifier for EEG feature extraction to detect seizures," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 2, pp. 329–333, Feb. 2021.
- [19] N. Shafiee, S. Tewari, B. Calhoun, and A. Shrivastava, "Infrastructure circuits for lifetime improvement of ultra-low power IoT devices," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 9, pp. 2598–2610, Sep. 2017.
- [20] M. Ding et al., "A 2.4 GHz BLE-compliant fully-integrated wakeup receiver for latency-critical IoT applications using a 2-dimensional wakeup pattern in 90 nm CMOS," in Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC), Jun. 2017, pp. 168–171.
- [21] (Sep. 2008). EDN. Understand Receiver Dynamics and AGC Tradeoffs in WiMAX Femto- and Picocells. [Online]. Available: https://www.edn.com/understand-receiver-dynamics-and-agc-tradeoffs-in-wimax-femto-and-picocells/
- [22] B. Attila and C. Lung, "On the relationship between received signal strength and received signal strength index of IEEE 802. 11 compatible radio transceivers," *Carpathian J. Electron. Comput. Eng.*, vol. 6, pp. 15–20, 2013.
- [23] H. Kwasme and S. Ekin, "RSSI-based localization using LoRaWAN technology," *IEEE Access*, vol. 7, pp. 99856–99866, 2019.
- [24] G. Chong et al., "CMOS cross-coupled differential-drive rectifier in subthreshold operation for ambient RF energy harvesting—Model and analysis," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 12, pp. 1942–1946, Dec. 2019.
- [25] E. Guglielmi et al., "High-value tunable pseudo-resistors design," IEEE J. Solid-State Circuits, vol. 55, no. 8, pp. 2094–2105, Aug. 2020.
- [26] A. Shrivastava, D. A. Kamakshi, and B. H. Calhoun, "A 1.5 nW, 32.768 kHz XTAL oscillator operational from a 0.3 V supply," *IEEE J. Solid-State Circuits*, vol. 51, no. 3, pp. 686–696, Mar. 2016.
- [27] H. Esmaeelzadeh and S. Pamarti, "A sub-nW 32-kHz crystal oscillator architecture based on a DC-only sustaining amplifier," *IEEE J. Solid-State Circuits*, vol. 54, no. 12, pp. 3247–3256, Dec. 2019.
- [28] R. Maheshwari, S. Jain, and S. R. Das, "A measurement study of interference modeling and scheduling in low-power wireless networks," in *Proc. 6th ACM Conf. Embedded Netw. Sensor Syst. (SenSys)*, 2008, pp. 141–154.
- [29] K.-K. Huang et al., "21.3 A fully integrated 2.7 μW -70.2 dBm-sensitivity wake-up receiver with charge-domain analog front-end, -16.5 dB-SIR, FEC and cryptographic checksum," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), vol. 64, Feb. 2021, pp. 306–308.
- [30] L. Colombo, A. Kochhar, G. Vidal-Álvarez, and G. Piazza, "X-cut lithium niobate laterally vibrating MEMS resonator with figure of merit of 1560," *J. Microelectromech. Syst.*, vol. 27 no. 4, pp. 602–604, Aug. 2018.
- [31] Europe Seeks to Hamonise 900 MHz Band for Next-Gen IoT and RFID. Accessed: Oct. 15, 2018. [Online]. Available: https:// enterpriseiotinsights.com/20181015/channels/news/europe-seeks-tohamonise-900mhz
- [32] FCC Approves 'Small-But-Mighty' 900 MHz Tranche for Private LTE for US Utilities. Accessed: May 14, 2020. [Online]. Available: https:// enterpriseiotinsights.com/20200514/channels/news/fcc-approves-900mhz-tranche-for-private-lte-for-utilities
- [33] J. Wang, Y. Zheng, F. Yang, F. Tian, and H. Liao, "A wide band CMOS radio frequency RMS power detector with 42-dB dynamic range," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2015, pp. 1678–1681.
- [34] X. Zhang, B. Chi, B. Liu, and Z. Wang, "-80 dBm~0 dBm dynamic range, 30 mV/dB detection sensitivity piecewise RSSI for SDR/CR receivers," in *Proc. IEEE 57th Int. Midwest Symp. Circuits Syst. (MWS-CAS)*, Aug. 2014, pp. 89–92.
- [35] J. Choi et al., "Wide dynamic-range CMOS RMS power detector," IEEE Trans. Microw. Theory Techn., vol. 64, no. 3, pp. 868–880, Mar. 2016.
- [36] M. Zhang, R. Liu, Y. Zhang, W. Wang, H. Liu, and C. Lu, "A fully integrated RSSI and an ultra-low power SAR ADC for 5.8 GHz DSRC ETC transceiver," AEU Int. J. Electron. Commun., vol. 86, pp. 154–163, Mar. 2018. [Online]. Available: https://www.sciencedirect.com/science/ article/pii/S143484111732215X
- [37] A. D. Wood, J. A. Stankovic, and G. Zhou, "DEEJAM: Defeating energy-efficient jamming in IEEE 802.15. 4-based wireless networks," in 2007 4th Annu. IEEE Commun. Soc. Conf. Sensor, Mesh Ad Hoc Commun. Netw., Jun. 2007, pp. 60–69.
- [38] R. Dionísio, T. Lolić, and P. Torres, "Electromagnetic interference analysis of industrial IoT networks: From legacy systems to 5G," in Proc. IEEE Microw. Theory Techn. Wireless Commun. (MTTW), vol. 1, Oct. 2020, pp. 41–46.

- [39] Naren, A. Elhence, V. Chamola, and M. Guizani, "Notice of retraction: Electromagnetic radiation due to cellular, Wi-Fi and Bluetooth technologies: How safe are we?" *IEEE Access*, vol. 8, pp. 42980–43000, 2020.
- [40] N. Mirchandani and A. Shrivastava, "High stability gain structure and filter realization with less than 50 ppm/°C temperature variation with ultra-low power consumption using switched-capacitor and subthreshold biasing," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2018, pp. 1–5.
- [41] Z. Yang, J. Jin, X. Liu, T. Yan, X. Yu, and J. Zhou, "A sub-1-GHz band high-dynamic-range receiver with integrated self-adaptive multipart AGC loops," *IEEE Trans. Microw. Theory Techn.*, vol. 69, no. 6, pp. 3146–3157, Jun. 2021.
- [42] C. Li, C. C. Boon, X. Yi, Z. Liang, and K. Yang, "Compact switched-capacitor power detector with frequency compensation in 65-nm CMOS," *IEEE Access*, vol. 8, pp. 34197–34203, 2020.
- [43] C. J. Jeong, Y. Sun, S. K. Han, and S. G. Lee, "A 2.2 mW, 40 dB automatic gain controllable low noise amplifier for FM receiver," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 2, pp. 600–606, Feb. 2015.
- [44] B. Rumberg and D. W. Graham, "A low-power magnitude detector for analysis of transient-rich signals," *IEEE J. Solid-State Circuits*, vol. 47, no. 3, pp. 676–685, Mar. 2012.
- [45] (2016). Powercast. P2110b Module Datasheet. Datasheet. [Online]. Available: https://www.powercastco.com/wp-content/uploads/2016/10/ P2110B-Datasheet-Rev-3.pdf
- [46] H.-T. Lin and Y.-Y. Liang, "A PUF-based secure wake-up scheme for Internet of Things," *Comput. Secur.*, vol. 110, Nov. 2021, Art. no. 102415. [Online]. Available: https://www.sciencedirect.com/ science/article/pii/S016740482100239X
- [47] Y. Arjoune and S. Faruque, "Smart jamming attacks in 5G new radio: A review," in *Proc. 10th Annu. Comput. Commun. Workshop Conf.* (CCWC), Jan. 2020, pp. 1010–1015.
- [48] I. Tomić and J. A. McCann, "A survey of potential security issues in existing wireless sensor network protocols," *IEEE Internet Things J.*, vol. 4, no. 6, pp. 1910–1923, Dec. 2017.
- [49] A. Mpitziopoulos, D. Gavalas, C. Konstantopoulos, and G. Pantziou, "A survey on jamming attacks and countermeasures in WSNs," *IEEE Commun. Surveys Tuts.*, vol. 11, no. 4, pp. 42–56, 4th Quart., 2009.
- [50] V.-L. Nguyen, P.-C. Lin, and R.-H. Hwang, "Energy depletion attacks in low power wireless networks," *IEEE Access*, vol. 7, pp. 51915–51932, 2010



Ankit Mittal (Graduate Student Member, IEEE) received the B.Tech. degree in electronics and communication engineering from the Dayalbagh Educational Institute, India, in 2014. He is currently pursuing the Ph.D. degree in electrical engineering with the Energy Efficient Circuits and Systems (EECS) Group, Northeastern University, USA. Prior to joining Ph.D. program, he has worked as a Senior Design Engineer at NXP Semiconductors with a rich experience in SoC design and five memory testchip tapeout to his credit. His research

interests include power management integrated circuit design, ultra-low power biomedical circuits, and ultra low-power RF radio design. He was a recipient of the Director's Medal (Valedictorian Honor) at the Dayalbagh Educational Institute



Nikita Mirchandani (Graduate Student Member, IEEE) received the B.E. degree (Hons.) in electrical and electronics engineering from the Birla Institute of Technology and Science (BITS Pilani), India, in 2015, and the M.S. degree in electrical and computer engineering from Northeastern University, MA, USA, in 2017, where she is currently pursuing the Ph.D. degree in electrical engineering. Her research interests include the design of low power precision circuits and analog computing hardware for machine learning applications.



Giuseppe Michetti (Graduate Student Member, IEEE) received the B.S. and M.Sc. degrees from the Politecnico di Milano, Italy, in 2014 and 2018, respectively. He is currently pursuing the Ph.D. degree with the Electrical and Computer Engineering Department, Northeastern University, Boston, USA. His research is based on MEMS applications for microwave circuits for mobile platforms. He is working on nonlinear and time-variant RF circuits based on piezoelectric RF MEMS technologies for novel generation of RF front-ends.



Luca Colombo (Member, IEEE) received the B.Sc. and M.Sc. degrees in mechanical engineering from the Politecnico di Milano, Milan, Italy, in 2013 and 2015, respectively, and the Ph.D. degree in electrical and computer engineering from Carnegie Mellon University, Pittsburgh, PA, USA. He is currently a Post-Doctoral Researcher at Northeastern University, Boston, MA, USA. His research focuses on RF MEMS for ultra-low-power applications.



Tanbir Haque (Senior Member, IEEE) received the Ph.D. degree in electrical engineering and the M.S. degree in applied mathematics from Columbia University, New York, NY, USA, and the M.S. degree in electrical engineering from the New York University Tandon School of Engineering (formerly Polytechnic University), Brooklyn, NY, USA. He is currently a Principal Engineer with the Technology Evolution and Prototyping Department, InterDigital Communications. His responsibilities include technology roadmapping, incubation, prototyping, and

standardization. He is leading efforts to develop physical layer technologies for sub-6GHz ultra-low power and sub-THz ultra-high throughput communication. During his time at InterDigital, he has also held research and development positions at InterDigital's CTO Office, where he has developed and patented various novel radio transceiver architectures for cellular communication. He has also held lead engineering positions at InterDigital's product organizations, where he has developed numerous radio reference designs and technology platforms for 3G and 4G, including 3GPP LTE and LTE-A. Prior to joining InterDigital, he was a Senior Engineer with the Wireless Technology Center, Motorola, Libertyville, IL, USA, where he has developed circuits and systems for CDMA and OFDM digital cellular communications. Prior to joining Motorola, he was an Associate Staff Engineer with the Relativistic Heavy Ion Collider Department, Brookhaven National Laboratory, Upton, NY, USA, where he has developed power electronics, wireline transceivers, and digital signal processing algorithms for the collider communication and control sub-systems. He was also a U.S. Department of Energy SERS Scholar at the Brookhaven National Laboratory. He is the coauthor of one book, the author and the coauthor of multiple IEEE conference and journal papers, an IEEE conference panel organizer, a moderator, and an invited speaker. He holds 15 patents granted in the U.S. with several other applications under review. He was a recipient of numerous achievement awards, including the InterDigital's Innovative Thinker Award and multiple distinguished publication awards.



Matteo Rinaldi (Senior Member, IEEE) received the Ph.D. degree in electrical and systems engineering from the University of Pennsylvania in December 2010. He has worked as a Post-Doctoral Researcher at the University of Pennsylvania in 2011 and he joined the Electrical and Computer Engineering Department, Northeastern University, as an Assistant Professor in January 2012. He is currently a Full Professor with the Electrical and Computer Engineering Department, Northeastern University, and the Director of the Northeastern

SMART, a university research center that, by fostering partnership between university, industry, and government stakeholders, focuses on the discovery, pilot manufacturing, and rapid transition of new micro and nano systems technologies that are foundational for emerging paradigms, like zero-power sensing, 5G/6G communications, artificial intelligence, quantum information science, and nanomedicine. His group has been actively working on experimental research topics and practical applications to ultra-low power MEMS/NEMS sensors (infrared, magnetic, chemical, and biological), plasmonic micro and nano electromechanical devices, medical micro systems and implantable micro devices for intra-body networks, reconfigurable radio frequency devices and systems, phase change material switches, and 2D material enabled micro and nano mechanical devices. The research in his group is supported by several federal grants, including DARPA, ARPA-E, NSF, and DHS, the Bill and Melinda Gates Foundation, and the Keck Foundation with funding of \$17+M since 2012. He is the Founder and a CEO of Zepsor Technologies, a start-up company that aims to bring to market zero standby power wireless sensors for various Internet of Things applications, including distributed wireless fire monitoring systems, batteryless infrared sensor tags for occupancy sensing, and distributed wireless monitoring systems of plant health parameters for digital agriculture. He is also the Owner of Smart MicroTech Consulting LLC, a company that routinely provides consulting services to government agencies, large companies, and startups in the broad areas of micro and nano technologies, the Internet of Things, wireless communication devices and systems, radio frequency devices and systems, and sensors. He has coauthored more than 160 publications in the aforementioned research areas and also holds 11 patents and more than ten device patent applications in the field of MEMS/NEMS. He was a recipient of the IEEE Sensors Council Early Career Award in 2015, the NSF CAREER Award in 2014, and the DARPA Young Faculty Award Class of 2012. He has received the Best Student Paper Award at the 2009, 2011, 2015 (with his student), 2017 (with his student), and 2020 (with his student) IEEE International Frequency Control Symposiums; the Outstanding Paper Award at the 18th International Conference on Solid-State Sensors, Actuators and Microsystems, Transducers 2015 (with his student); and the Outstanding Paper Award at the 32nd IEEE International Conference on Micro Electro Mechanical Systems, MEMS 2019 (with his student).



Aatmesh Shrivastava (Senior Member, IEEE) received the Ph.D. degree from the University of Virginia in 2014. Prior to his Ph.D. studies, he has worked as a Senior Design Engineer at Texas Instruments, Bengaluru, from 2006 to 2010. From 2014 to 2016, he has worked at the IoT start-up Everactive as the Senior Design Director, where he led the research and development of the energy harvesting and power management solutions. In August 2016, he joined Northeastern University, where he is currently working as an Assistant Profes-

sor with the Electrical Engineering Department. His research interests include self-powered and ultra-low power circuits and systems, energy-harvesting and analog computing, hardware for AI, the Internet of Things, and ultra-low power bio-medical and neural circuits. He was a recipient of the 2022 NSF CAREER Award. He serves as an Associate Editor for the IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS.