

30.4 A 3.7V-to-1kV Chip-Cascaded Switched-Capacitor Converter with Auxiliary Boost Achieving >96% Reactive Power Efficiency for Electrostatic Drive Applications

Yanqiao Li, Bahlakoana Mabetha, Jason T. Stauth

Dartmouth College, Hanover, NH

This work presents a high voltage drive system for electrostatic and piezoelectric (PZT) actuators used for small-scale electromechanical applications, e.g. microrobotics and haptics. Such systems are notoriously challenging due to the need for extreme conversion ratios to reach 100s of volts to kV from system batteries, often with stringent size ($\ll 1\text{cm}^3$) and weight ($\ll 1\text{g}$) restrictions [1–3]. As typical electrostatic/PZT actuators require significant reactive power (CVf_{sw}) to drive a bulk dielectric medium, past work [3, 4] has shown a need to efficiently deliver and recover reactive energy to minimize system power loss, significantly improving on hard-switching drivers [1] or uni-directional boost circuits [2].

Shown in Fig. 30.4.1, this work implements a modular/scalable switched capacitor (SC) converter allowing nominally 16-stage reconfigurable series-parallel (SP) chips to be stacked in series voltage domains with low-voltage control signals relayed up the stack to operate as a single high-voltage driver. Each SP stage reconfigures the state of 15 off-chip flying capacitors sequentially from parallel to series, increasing V_{OUT} in integer steps of $\sim V_{\text{IN,SC}}$ during actuator charge. While hard charging loss occurs in each step, overall it is reduced by $\sim N$ (the number of steps in the drive sequence) compared to conventional full-swing hard charging [1]. During the mirrored step-down process, the flying capacitors recharge and recover an ideal fraction $(N-1)/N$ of reactive energy stored in the actuator. Due to predominantly reactive power flow, this can be described as a pseudo-resonant process [4], here we use metrics: (1) effective quality factor Q_x to capture reactive over real power loss and (2) reactive power efficiency η_x to quantify delivery and recovery of reactive power.

Compared to the related concept in [4], this work is the first to show modular multi-chip stacking which significantly improves scalability and *extends voltage conversion beyond the SOI buried-oxide BOX voltage limit* (here 400V) using only 5V and 32V-rated trench-isolated devices. Switching cell and chip-control uses only low-voltage level shifters and finite-state machine FSM logic, allowing a simple 1b+CLK differential input signal to control arbitrary high-voltage chip-stacks. Compared to [4] which used an unregulated 16-20V benchtop power supply, this design uses an integrated auxiliary boost converter to operate with low-voltage 3-3.7V battery inputs. The boost operates in discontinuous burst-mode operation with feedback to provide voltage regulation with low quiescent power. With typical output $V_{\text{OB}}=V_{\text{IN,SC}}=20\text{--}30\text{V}$ (6 to 8 \times step up), the boost remains efficient with a physically small inductor. Quantitative improvements include >5 \times higher conversion ratio per chip (>15 \times for three chips stacked), >3 \times higher output power (up to 1.5W/chip), >10 \times higher switching frequency, and higher efficiency and quality factor than past work.

Figure 30.4.2 shows the chip stacking and daisy chain control process and circuitry. Four differential digital signals are processed through chip-boundary I/O: CLK (triggers FSM), UD (indicates whether in step up or down mode), SP (whether the next cell is in series or parallel) and MC (whether the current chip is connected to the load). At the chip input, only UD and CLK are needed to control switching. At initial step-up, all parallel (blue) switches are on ($V_{\text{OUT}} = 0\text{V}$); signals UD and CLK are forwarded up the stack. With UD=1, when the CLK edge propagates to the last parallel cell in the stack, it switches to series (red switch on); this cell sets SP=1 which is passed to the previous cell. At the next CLK edge, the previous cell switches to series; thus with UD=1, at each CLK edge the parallel-series state transition ripples down from last cell to first cell. During step down (UD=0), UD and CLK only pass through parallel cells. Thus, at CLK events, the series-parallel transition ripples up from first cell to last cell. The interface cell (Fig. 30.4.1) is only used in the last chip to connect to the load; for other chips it is bypassed/unused. To inform chips of their position in the stack, signal MC is hardwired (PCB jumper to V_{REGN} or V_{N} of the last cell in middle and last chips respectively).

Figure 30.4.3 shows local circuitry within each switching cell including FSM logic, local level shifters, gate drivers, power switches, and a local linear regulator (LDO). The LDO is needed for low-side and high-side supplies V_{REGN} ($\sim 4\text{V}$ above V_{N}) and V_{REGP} ($\sim 4\text{V}$ below V_{P}). It uses a MOS-degenerated 5V depletion device to form a pseudo-PTAT current reference ($\sim 250\text{nA}$); when passed through a weak inversion diode MOS stack, it forms a pseudo-bandgap reference for the class-B LDO output. A 32V depletion cascode shields the reference from $V_{\text{IN,SC}} = V_{\text{P}} - V_{\text{N}}$, nominally 20V to 30V. A power OK (POK) circuit generates logical FSM reset and monitors the $V_{\text{IN,SC}}$ voltage level (resetting FSM state to parallel if low voltage detected). Measurement shows POK triggers when $V_{\text{IN,SC}}$ reaches $\sim 6\text{V}$; a 500mV hysteresis window prevents POK chatter. Level shifters use a floating latch

with 32V cascodes to block voltage domain differences. A NAND-latch is used to lock state and reject common mode transients (charge on parasitic BOX cap C_{tub}) during step up/down. High-side PMOS $M_{\text{APa,b}}$ is pulse-triggered during switching to accelerate latching (charge C_{tub} and other parasitics). Chip-boundary level shifters are differential latching to overcome V_{REGN} mismatch across chips and use logical blanking to reject common mode errors.

Figure 30.4.4 shows time-domain measurements for a scenario with 3 chips cascaded, operating with the auxiliary boost for 3.7V-to-1kV conversion. The boost runs in discontinuous conduction mode (DCM) with hysteretic burst-mode control. When the boost output voltage V_{OB} is below a provided reference, it switches with fixed duty cycle and frequency of 1MHz (constant peak inductor current $\sim 30\text{mA}$). This provides charge and increases voltage $V_{\text{IN,SC,1}}$ of the first chip in the stack. When the SC stage is stepping up, providing charge to the load, $V_{\text{IN,SC,1}}$ decreases, thus the boost converter mainly operates during step up. When boost output V_{OB} reaches the reference + hysteresis, it stops switching (standby mode). During step-down, charge from the dominantly capacitive load is recovered (to the flying capacitors) such that the boost remains idle. Energy recovery in the SC stage can be seen in that during step down, flying capacitor voltage(s) are increasing. More energy is transferred and recovered in capacitors close to the load as seen in their larger voltage swing. Peak efficiency η_{boost} is $\sim 89\%$ and is above 80% for most of the useful range. However, boost efficiency only marginally impacts overall converter metrics due to the benefit of the associated SC stage. For example it can be shown that $Q_{x,\text{tot}} = Q_{x,\text{SC}} \cdot \eta_{\text{boost}}$, which leads to only a modest impact on efficiency $\eta_{x,\text{tot}}$ as long as $Q_{x,\text{SC}} \propto \text{\#steps}$, N is high. Effectiveness of the daisy-chain relay is also highlighted in Fig. 30.4.4 which shows measured CLK signals as they are propagated across three stacked chips. At the rising/falling edge, total propagation delay through 16 cells from Chip 1 to 2 and 2 to 3 is roughly 60ns. This includes 16 level shifters and FSM logic blocks per chip, indicating fast switching of the daisy-chain-relay.

Figure 30.4.5 shows measured $V_{\text{OUT,PP}}$ versus $V_{\text{IN,SC}}$ for both single chip and 3-chip cascaded operation when driving calibrated class-I COG capacitor loads from 20pF to 15nF. The foundry-defined BOX and MOSFET voltage rating (400V/chip and 32V resp.) and measured breakdown limits (550V/chip and 40V resp.) are shown to highlight the reasonable operating range. Note that while the converter was able to drive output voltage exceeding the rated BOX and device limits without measurable leakage at room temperature ($>500\text{V}$ for single chip and $>1.5\text{kV}$ for 3-stacked), here we only quote performance up to rated limits. For detailed testing and characterization, respective derated limits of 300V and 1kV were used, regulated with $V_{\text{IN,SC}}$ or V_{OB} , while switching frequency was swept to adjust output power. Reliable switching frequencies extended well over 30kHz for single chip and 10kHz for 3-chip operation (depending on load cap and fast-switching limit FSL). Driving $C_{\text{L}} = 2\text{nF}$, the single-chip SC with aux. boost achieves $Q_x \sim 12$ or efficiency $\eta_x = 92.3\%$ at roughly 1W reactive power. At peak power of $\sim 1.5\text{W}$, it achieves $\eta_x \sim 91\%$. With 3-chips cascaded, $C_{\text{L}} = 2\text{nF}$, roughly 1W, the SC with aux. boost achieves $Q_x = 31.8$ ($\eta_{x,\text{peak}} = 96.9\%$). At peak power of $\sim 4.5\text{W}$ it achieves $\eta_x \sim 96\%$. Efficiencies are higher with 3-stages as the SC is providing and recycling a larger fraction of energy.

Figure 30.4.7 shows a die photo and component breakdown. Total die area is 1.7mm^2 including 15 switching cells, interface cell, aux. boost (used only on first chip), I/O and ESD. Figure 30.4.6 provides a comparison table. This work achieves higher performance metrics Q_x and η_x than past work. Importantly, for an efficient pseudo-resonant design, it achieves $\text{VCR} = V_{\text{OUT}}/V_{\text{IN}} > 80$ per chip, with highest output power and switching frequency. While additional components are needed (higher volume) for the boost stage, compared to [4] this work achieves ~ 2 to $3\times$ higher volumetric and gravimetric power density. Importantly, the design provides a modular/scalable pathway to achieve high drive voltages efficiently for a variety of electrostatic/PZT actuator devices.

Acknowledgement:

This work was supported in part by the Defense Advanced Research Projects Agency (DARPA) under award number HR00119C0040 and the National Science Foundation (NSF) award number 2216552.

References:

- [1] J. S. Rentmeister et al., "A 120–330V, Sub- μA , 4-Channel Driver for Microrobotic Actuators with Wireless-Optical Power Delivery and over 99% Current Efficiency," *IEEE Symp. VLSI Circuits*, pp. 1–2, Jun. 2020.
- [2] S. Park et al., "Miniature High-Voltage DC-DC Power Converters for Space and Micro-Robotic Applications," *IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 2007–2014, Oct. 2019.
- [3] S. Chaput et al., "21.5 A 3-to-5V input 100Vpp output 57.7mW 0.42% THD+N highly integrated piezoelectric actuator driver," *ISSCC*, pp. 360–361, Feb. 2017/.
- [4] Y. Li et al., "33.8 A Decentralized Daisy-Chain-Controlled Switched-Capacitor Driver for Microrobotic Actuators with 10 \times Power-Reduction Factor and Over 300V Drive Voltage," *ISSCC*, pp. 474–476, Feb. 2021.

