11.5 A 21W 94.8%-Efficient Reconfigurable Single-Inductor Multi-Stage Hybrid DC-DC Converter

Casey Hardy, Hanh-Phuc Le

University of California, San Diego, CA

The ongoing demand for smaller form factors and faster charging times of mobile products continue to drive the need for efficient, high-density power delivery (PD) for charging with a wide input voltage (V_{IN}) range of 5V to 20V, offered by USB-C PD. A converter solution that efficiently takes advantage of this wide V_{IN} range while providing an output voltage (V_{O}) range suitable for battery charging (2.8V to 4.2V) remains challenging but highly desirable. Hybrid converters and their benefits such as inductor size reduction and small $V_{\text{O}}/V_{\text{IN}}$ voltage conversion ratios (VCRs) at high efficiency provide a path to meet this challenge. While recent commercial [1] and research works [2–4] have demonstrated these benefits, their limited V_{IN} or VCR ranges are unable to take full advantage of USB-C PD or have the inductor located at the high output current (I_{O}) path [1–3] where DCR conduction losses can become significant for small footprints.

 \mathfrak{S} To address these shortcomings, this paper presents a single inductor multi-stage (SIMS) hybrid converter that efficiently provides VCRs needed for battery charging across the wide V_{IN} range while moving the inductor away from the high I_{O} path. Figure 11.5.1 shows the converter concept and topology where an inductor, L, couples two switched capacitor (SC) stages to provide soft charging benefits to each stage while also reducing the DC inductor current (I_1) to a level equal to I_0 scaled down by the conversion ratio of the 2^{nd} ਫ stage (M₂). As shown in Fig. 11.5.1, the converter has 4 main operating modes: Lower Series-Parallel (LSP), Lower Parallel-Series (LPS), Upper Parallel-Series (UPS), and Bypass Parallel-Series (BPS). While BPS mode has 2 unique switching states, the other modes have 3 unique states in one switching period (T_s). The inductor is charged with a duty cycle (D) twice in a T_s and discharged in the remaining time. The 1st stage operates at $f_S = 1/T_S$ when active while the 2^{nd} stage operates at $2f_S$. In the LSP, LPS, and UPS modes C_1 is fully soft charged while in BPS mode, C_1 is repurposed as a V_{IN} bypass $\overline{\bigcirc}$ capacitor. In all modes, C_2 is partially soft charged by L then hard discharged into V_0 . The steady-state waveforms in Fig. 11.5.2 show the modes allow 3 voltage levels at the \coprod LX node (V_{IN} , $V_{IN}/2$, or OV) and 2 voltage levels at the C2P node (V_0 or $2V_0$) which determine the I_L's di/dt. The I_L plots show the inductor I²R losses are significantly reduced $\stackrel{\frown}{\otimes}$ determine the I_L 's di/oft. The I_L plots show the inductor I'R losses are significantly reduced $\stackrel{\frown}{\otimes}$ even at moderate I_0 levels (1A) compared to a topology using the same inductor at the $\stackrel{\frown}{\otimes}$ output with comparable ripple. These savings continue to quadratically increase at higher ල loads.

The VCR versus D plot in Fig. 11.5.2 illustrates the topology is theoretically capable of VCRs spanning 0 to 1 across modes. Additionally, modes with intersecting VCRs (i.e., LSP and LPS modes) provide an opportunity to extend the VCR range while minimizing conduction losses by automatically detecting when D=0.5 and inverting the 2^{nd} stage operating phases (Auto mode). The relationship between conduction losses and modes is also shown in Fig. 11.5.2 where R_0 is the equivalent output resistance representing conduction losses in the DC transformer model of the converter. It shows R_0 increases exponentially as the hard charge loss of the 2^{nd} stage begins to dominate. By selecting a mode that meets VCR requirements with smaller R_0 , these regions can be avoided.

The power stage implementation is shown in Fig. 11.5.3. Switches S1–S4 are 12V devices since they block $V_{\rm IN}/2$, while S5–S7 are 5V devices since they block $V_{\rm O}$. The linear regulator (HS REG) generates a voltage 5V below $V_{\rm IN}$ to power the S1–S2 gate drivers while also limiting the gate drive swing below their $V_{\rm SG}$ rating. It is also used to refresh S2's bootstrap capacitor ($C_{\rm B2}$) through diode D0 when S1 is on. S3's gate driver is powered by $C_{\rm B3}$ and is refreshed by $V_{\rm DD}$ and D1 when S4 is on. The gate drivers for S5–S6 are powered from $C_{\rm 2}$ while S7's driver is powered from $V_{\rm O}$. The schematic for the level shifters is also shown in Fig. 11.5.3 and consists of a current controlled push-pull output stage with the HV devices functioning as HV blocking cascodes. When idling, the state of the level shifter is maintained with a small bias current, $I_{\rm BL}$, to reduce quiescent current. During output or flying domain supply ($V_{\rm DDH}/V_{\rm SSH}$) transitions, the HC_PUL signal briefly pulses a high bias current, $I_{\rm BH}$, to increase speed and provide high dV/dt immunity.

While C_2 does not require active voltage balancing since it is hard discharged to V_0 each cycle, C_1 does when active and is susceptible to V_{C1} drift due to power stage timing and impedance mismatches. The balancer and V_0 regulation implementation, shown in Fig. 11.5.3, utilizes a modified approach from [5] where the V_0 loop sets the common mode of the error signals, BP and BM, which determines the duty cycles of the PWMA, PWMB, and switch control signals. The balancer loop then produces a small differential voltage between BP and BM to finely adjust the switch timing to regulate V_{C1} to $V_{IN}/2$. This allows the balancer and V_0 loops to be independently compensated since the balancer compensation (Z_{C_B}) does not appear in the common mode path of the V_0 loop. Figure 11.5.4 shows the measured performance of the balancer.

For modes that utilize the 1st stage, pre-charging (PC) is necessary during start up to ensure no switches are stressed as $V_{\rm IN}$ turns on and $V_{\rm C1}=V_{\rm IN}/2$ before PWM begins. The implementation of the 1st stage PC circuit is shown in Fig. 11.5.4. When PC is enabled (PC_EN = 1), switches S1, S4, and $S_{\rm PC}$ are on. This ensures $V_{\rm C1}$ tracks $V_{\rm IN}$ until it reaches $V_{\rm IN}/2$. S1 is then turned off and $V_{\rm C1}$ is regulated to $V_{\rm IN}/2$ by the comparator loop and the small switch $S_{\rm PC}$. $C_{\rm B2}$ is also pre-charged to ensure that S2 remains off during start-up and its gate driver is properly powered before PWM begins. While S1 or $S_{\rm PC}$ can refresh $C_{\rm B2}$ when on, a current sink also produces a small bias current to ensure it remains charged regardless of the states of S1 and $S_{\rm PC}$ by drawing charge from C_1 . The Zener diode ensures the voltage of $C_{\rm B2}$ remains near 5V. The PC functionality and start-up sequence are demonstrated in Fig. 11.5.4 where $V_{\rm C1}$ initially tracks $V_{\rm IN}$ until it reaches 10V. $V_{\rm IN}$ then continues to 20V while $V_{\rm C1}$ is regulated to 10V by the PC control loop. PWM is then enabled (PC_EN = 0) and the $V_{\rm O}$ regulation reference voltage, $V_{\rm REF}$, is ramped up to its final value. The $2^{\rm nd}$ stage gradually enters normal operation as $V_{\rm O}$ ramps up.

As previously noted in Fig. 11.5.2, to extend the VCR range while minimizing R_{o} , Auto mode can be utilized to switch between LSP and LPS modes by detecting when D = 0.5and inverting the 2nd stage operation from the previous mode. However, care must be taken during this transition since at D = 0.5 the I_L ripple of LPS mode is twice that of LSP mode. An example LSP-to-LPS transition is shown in Fig. 11.5.5. where a mode transition occurs synchronously but results in a large step change in the average value of I₁ which could result in significant V₀ perturbations. To minimize the magnitude of this step change, an active current shaping (ACS) technique shown in Fig. 11.5.5 is employed where I₁ is gradually transitioned to the nominal peak value for the subsequent mode. The ACS implementation and relevant waveforms are shown in Fig. 11.5.5. A hysteretic comparator is used to detect when the V₀ regulation error amplifier output, V_{REG} , is above or below V_{M_REF} which is equal to the average of the PWM oscillator waveform, V_{OSC} (i.e. the point of D = 0.5). The comparator output is gated by the RU (ramp-up) signal from the oscillator which forces the converter to remain in the previous mode for T_s/8 before transitioning to the next mode by asserting the PS2_INV signal, resulting in the inversion of the operation of the 2nd stage for the next mode. The measured Auto mode with ACS performance during a load step induced LSP-to-LPS transition is shown in Fig. 11.5.5, where I₁ is properly shaped to the next mode. The V₀ droop, which includes the combined effects of the load current and mode change, is limited to 200mV. The same test was repeated for the fixed LSP and LPS modes which resulted in 160mV of droop, indicating the Auto mode with ACS transition adds only 40mV of droop to the transient response. The same ACS method is applied for the LPSto-LSP transition with similar results.

A prototype was fabricated in a 0.18 μ m BCD process with 9.4mm² die area (Fig. 11.5.7). The measured power efficiency vs. I₀ plots across all modes with a 2.2 μ H (35m Ω DCR) inductor and f_s=600kHz (1.2MHz at inductor) in Fig. 11.5.6 show it achieves a peak efficiency of 94.8% and a peak output power of 21W while maintaining peak efficiencies >89.5% across all modes from a V_{IN} of 5V-24V. The LSP and LPS mode plots with V_{IN}=20V also illustrate the VCR extension provided by Auto mode. A comparison table is provided in Fig. 11.5.6. The prototype extends the V_{IN} range by >88% compared to [1] and achieves wider VCR ranges over [2–4] while reducing inductor conduction losses.

Acknowledgement:

This work was supported by the NSF CAREER Award No. 2042525, the Power Management Integration Center (PMIC) under the NSF IUCRC Award No. 2052809, and PMIC industry members. The authors would like to thank Dan Mueller for his assistance with testing.

References:

[1] Texas Instruments, "I²C Controlled 6-A Three-Level Switch Mode, Single-Cell Parallel Battery Charger for Fast Charging", BQ25910 Datasheet, Rev. B, Sept. 2019. Accessed on Dec. 1, 2022, https://www.ti.com/lit/ds/symlink/bq25910.pdf>.

[2] Z. Xia and J. Stauth, "A Two-Stage Cascaded Hybrid Switched-Capacitor DC-DC Converter with 96.9% Peak Efficiency Tolerating 0.6V/µs Input Slew Rate During Startup," *ISSCC*, pp. 256–257, Feb. 2021.

[3] K. Wei et al., "A Direct 12V/24V-to-1V 3W 91.2%-Efficiency Tri-State DSD Power Converter with Online V_{CF} Rebalancing and In-Situ Precharge Rate Regulation," *ISSCC*, pp. 190–191, Feb. 2020.

[4] C. Hardy et al., "A Flying-Inductor Hybrid DC–DC Converter for 1-Cell and 2-Cell Smart-Cable Battery Chargers," *IEEE JSSC*, vol. 54, no. 12, pp. 3292–3305, Dec. 2019. [5] X. Liu et al., "A High-Frequency Three-Level Buck Converter with Real-Time Calibration and Wide Output Range for Fast-DVS," *IEEE JSSC*, vol. 53, no. 2, pp. 582–595, Feb. 2018.

Authorized licensed use limited to: Univ of Calif San Diego. Downloaded on August 08,2023 at 17:11:43 UTC from IEEE Xplore. Restrictions apply.




Figure 11.5.1: SIMS converter concept (top left), power stage topology (top right), and operating states versus modes (bottom).





Figure 11.5.2: Measured steady-state operating waveforms (top), ideal VCRs vs. D (bottom left), and normalized output resistance versus VCR (bottom right).

C₁ Pre-Charge Control Block Diagram



(top right), and C_1 balancer/ V_0 regulation control diagram (bottom).




Figure 11.5.3: Power stage gate drive implementation (top left), level shifter circuit Figure 11.5.4: Measured C1 balancer operation (top left), C, pre-charge control diagram (top right), and measured start-up waveforms for LPS mode (bottom).





Figure 11.5.5: Auto mode ACS concept (top), duty cycle detection circuit & waveforms (bottom left), measured ACS during load transient induced mode change (bottom Figure 11.5.6: Measured power efficiency versus Io for different modes, and right).



performance summary and comparison table.

ISSCC 2023 PAPER CONTINUATIONS




Figure 11.5.7: Test chip block diagram and die micrograph.