
A Cost and Power Feasibility Analysis of Quantum Annealing for NextG Cellular Wireless Networks

SRIKAR KASI^{1,2}, P. A. Warburton³, John KaeWell², Kyle Jamieson¹

¹Princeton University, NJ 08542, USA

²InterDigital, Inc., PA 19428, USA

³University College London, WC1E 6BT, UK

Corresponding author: Srikar Kasi (email: skasi@princeton.edu).

ABSTRACT In order to meet mobile cellular users' ever-increasing data demands, today's 4G and 5G wireless networks are designed mainly with the goal of maximizing spectral efficiency. While they have made progress in this regard, controlling the carbon footprint and operational costs of such networks remains a long-standing problem among network designers. This paper takes a long view on this problem, envisioning a NextG scenario where the network leverages quantum annealing for cellular baseband processing. We gather and synthesize insights on power consumption, computational throughput and latency, spectral efficiency, operational cost, and feasibility timelines surrounding quantum annealing technology. Armed with these data, we project the quantitative performance targets future quantum annealing hardware must meet in order to provide a computational and power advantage over CMOS hardware, while matching its whole-network spectral efficiency. Our quantitative analysis predicts that with 82.32 μ s problem latency and 2.68M qubits, quantum annealing will achieve a spectral efficiency equal to CMOS while reducing power consumption by 41 kW (45% lower) in a Large MIMO base station with 400 MHz bandwidth and 64 antennas, and a 160 kW power reduction (55% lower) using 8.04M qubits in a CRAN setting with three Large MIMO base stations.

INDEX TERMS Quantum annealing, quantum computing, radio access networks, wireless communication

I. INTRODUCTION

Radio Access Networks (RANs) are experiencing unprecedented growth in traffic at base stations due to increased subscriber numbers and their higher quality of service requirements [1]. To meet the resulting demand, 5G and NextG RANs are expected to deploy sophisticated techniques such as cell densification, multiple-input multiple-output communication, and millimeter-wave communication [2]. But this significantly increases the power and cost required to operate RANs backed by complementary metal oxide semiconductor (CMOS)-based processing. While general energy-saving strategies such as sleep mode [3] and network planning [4] can be used to decrease RAN's power consumption to a point, the fundamental problem of power requirements scaling with the exponentially increasing computational requirements of the RAN persists. Previously (*ca.* 2010), this problem had not limited innovation in the design of RANs, due to a rapid pace of improvement in CMOS's computational efficiency—which has typically followed Dennard scaling [5]–[7] for power consumption. Unfortunately however, today, such improvements are becoming increasingly difficult to maintain, due to transistor sizes approaching atomic limits, and issues

such as leakage current control and thermal runaway [8]. As a result, CMOS operational clock speeds have reached a plateau and Moore's Law scaling has come to an end (*ca.* 2025–2030) [9]–[11]. This therefore calls into question the prospects of CMOS to handle NextG cellular demand in terms of both energy and spectral efficiency. While unanticipated advances in CMOS may allow it to handle this demand, this paper makes the case for the possible future feasibility and potential power advantage of quantum annealing, a candidate quantum technology, over CMOS, in certain RAN operation scenarios.

Recently quantum computers previously only hypothesized have been commercialized [12]–[14], and are now available for use by researchers. The current and near-term quantum technology can be broadly classified into digital gate-model and analog annealing-model architectures [15]–[18]. Gate-model devices are fully general purpose computers, using programmable logic gates acting on qubits, whereas annealing-model devices are specialized computers, offering a means to search an optimization problem for its lowest energy configurations in a high-dimensional energy landscape [18]. While gate-model devices of size relevant to practical applications are not yet generally available [19], today's annealing-model




Figure 1: Our envisioned scenario in a Centralized RAN context, where quantum processing units handle heavyweight baseband computational tasks and CMOS units undertake lightweight control plane processing.

devices with about 5,000 qubits enable us to commence empirical studies at realistic scales [16]. In particular there are several published proof-of-principle studies of using quantum annealing to solve computational problems in communications networks [20]–[31]. Therefore we conduct this study from the perspective of annealing-model devices.

Here we present the first extensive analysis on power consumption and quantum annealing (QA) architecture to make the case for the future feasibility of quantum processing based RANs. We seek to quantitatively analyze whether in the coming years and decades, mobile operators might rationally invest in the RAN’s capital expenditure (CapEx) by purchasing quantum hardware of high cost, in a bid to lower its operational expenditure (OpEx) and hence the *Total Cost of Ownership* (CapEx + OpEx). The OpEx cost reduction would result from the reduced power consumption of the RAN, due to higher computational efficiency of quantum processing over CMOS processing for certain heavyweight baseband computational tasks. Unlike CMOS devices, the power consumption of quantum devices is dominated by their refrigeration unit rather than the computation at hand [32]–[34], implying that the increasing computational demand in RANs will have negligible impact on power consumption. Note that nothing which we propose with quantum annealing here is *fundamentally* out of the reach of classical computation. The potential advantages of QA for RAN applications are purely economic (*i.e.*, the lower cost of operation resulting from the lower power consumption). Figure 1 depicts our envisioned scenario, where quantum processing units (QPUs) co-exist with CMOS processing units (CPUs) at Centralized RAN (CRAN) Baseband Units (BBUs). QPUs will then be used for the BBU’s heavy baseband processing, whereas CPUs will handle the network’s lightweight processing such as the control plane (*e.g.*, resource allocation), and pre-/post-processing the QPU-specific computation.

While recent successful point-solutions that apply QA to a variety of wireless applications [20]–[31] serve as our motivation, previous work stops short of a holistic power and cost comparison between QA and CMOS. Despite QA’s benefits

demonstrated by these prior works in their respective point settings, a reasoning of how these results will factor into the overall computational performance and power requirements of the base station and CRAN remains lacking. Therefore, here we investigate these issues head-on, to make an end-to-end case that QA will likely offer benefits over CMOS for handling BBU processing, and to make time predictions on when these benefits might be realized. Specifically, we present informed answers to the following questions:

- Question 1:** How many qubits are required to realize a base station or CRAN BBU processing requirements? (**Answer:** *cf.* §V, §VII)
- Question 2:** Given sufficient number of qubits, how much power and cost does QA save over CMOS? (**Answer:** *cf.* §VI)
- Question 3:** At what year might these qubit numbers become feasible, based on the current industry trends? (**Answer:** *cf.* §VII)
- Question 4:** How does QA processing latency and solution accuracy impact the qubit requirement and power/cost benefits? (**Answer:** *cf.* §III, §V, §VI)
- Question 5:** In what wireless network scenarios QA will provide power/cost advantage over CMOS? (**Answer:** *cf.* §VI, VII)

In order to answer the above questions, several key performance indicators need to be analyzed, quantified, and evaluated, most notably the computational throughput and latency (§III), the power consumption of the entire system and resulting spectral efficiency (bits per second per Hertz of frequency spectrum) and operational cost (§VI). We first describe the factors that influence processing latency and throughput on current QA devices and then, by assessing recent developments in the area, project what computational throughput and latency future QA devices can achieve (§III). We analyze cost by evaluating the power consumption of QA and CMOS-based processing at equal spectral efficiency targets (§VI). Our analysis reveals that a three-way interplay between latency, power consumption, and qubit count available in the QA hardware determines whether QA can benefit over CMOS. In particular, latency influences spectral efficiency, power consumption influences energy efficiency, and the number of qubits influences both. Based on these insights, we determine properties that QA hardware must meet in order to provide an advantage over CMOS in terms of energy, cost, and spectral efficiency in wireless networks.

Table 1 summarizes our results, showing that for 200 and 400 MHz bandwidths, respectively, with 1.34M and 2.68M qubits, we predict that QA processing will achieve spectral efficiency equal to today’s 14 nm CMOS processing, while reducing power consumption by 8 kW (16% lower) and 41 kW (45% lower) in representative 5G/NextG base station scenarios. In a CRAN setting with three base stations of 200 and 400 MHz bandwidths, QA processing with 4.02M and 8.04M qubits, respectively, reduces power consumption by

Table 1: QA qubit count requirements to achieve equal spectral efficiency to CMOS, and power consumption of CMOS and QA.¹ Shaded cells indicate the lesser power of CMOS vs. QA.

B/W	Qubits		Power Consumption			
	BS	CRAN	BS (kW)		CRAN (MW)	
			CMOS	QA	CMOS	QA
50 MHz	335K	1.00M	19.3	36	0.079	0.081
100	669K	2.00M	29.4	37.9	0.11	0.09
200	1.34M	4.02M	49.5	41.6	0.17	0.10
400	2.68M	8.04M	89.9	49	0.29	0.13

70 kW (41% lower) and 160 kW (55% lower), while achieving equal spectral efficiency to CMOS.

Our further evaluations compare QA against future 1.5 nm CMOS, which is expected to be the silicon technology at the end of Moore’s Law scaling [9]–[11]. In a CRAN setting with three 400 MHz bandwidth 64-antenna base stations, QA with 8M qubits will reduce power consumption by 23.6 kW (21% lower) while achieving equal spectral efficiency to CMOS.

A projected QA feasibility timeline is reported in Figure 14, describing year-by-year milestones on the application of QA for wireless networks (see §VII). Our analysis shows that with QA qubit connectivity matching the problem connectivity (see §V) and qubits growing $2.65\times$ every three years (the 2017–2020 trend), a power/cost benefit of QA over CMOS is a predicted 11–14 years (*ca.* 2034–2037) away, whereas the feasibility in processing for a small base station with 10 MHz bandwidth and 32 antennas is a predicted three years away.

Overall, our quantitative results show that QA will offer power/cost benefits over CMOS in certain wireless network scenarios, once QA hardware scales to at least 537K qubits (§VII) while reducing problem processing time to tens of microseconds, which we argue is feasible within our projected timelines. Scaling of QA processors hold challenges related to engineering, control, and operation of hardware resources, which designers continue to investigate [35], [36]. Recent work demonstrates large-scale qubit control techniques, showing that control of million qubit-scale quantum hardware is already at this point in time a realistic prospect [37].

II. BACKGROUND

In this section, we provide background on 5G/NextG wireless architecture (§II-A) and Quantum Annealing (§II-B).

A. MASSIVE/LARGE MIMO NEXTG ARCHITECTURE

Today’s wireless industry is facing significant challenges in handling mobile cellular traffic at base stations (BSs) due to sharp rises in user counts and their network usage. To meet the resulting demand, the baseband unit (BBU) processing (*i.e.*, digital processing) from many BSs is being aggregated into centralized locations, a concept referred to as a *Centralized*

Radio Access Network or *CRAN* [38], [39]. This has two immediate advantages: first, compute resources previously dedicated to each BS can be statistically multiplexed among many BSs, saving energy and reducing cost, and second, joint computational processing over the signals to or from many BSs is simplified, since each BS’s processing occurs on either exactly the same physical servers, or physical servers in close network proximity. Despite these advantages, however, CRAN BBUs need to process heavy computational loads within a threshold *turnaround time*, imposing additional latency and bandwidth requirements on the interconnect between BSs and the centralized BBU.

In 5G and NextG CRAN networks, BSs are envisioned with Multiple-Input Multiple-Output (MIMO) communication, a spatial multiplexing technique typically implemented using multiple antennas at the BS. MIMO communication is a key requirement to enable high spectral efficiency networks envisioned in 5G and NextG [40]–[42]. The status quo implementation, called Massive MIMO, uses a number of antennas (typically 4 or 8 in 5G) for capturing the same user signal, and so to support more users simultaneously, Massive MIMO demands significantly more antennas at the BS [41]. To address this problem, NextG Large MIMO techniques are underway, which use one antenna for the same task, increasing the number of simultaneous users, thus maximizing the wireless network’s spectral efficiency [43].

Typical real-world BS and CRAN implementations involves performance sacrifices which arise due to the strict timing deadline (0.5–1 ms in 5G) by which wireless signals must turnaround. Most notably, this includes the use of linear/low-complexity algorithms, reduced bit precision, and limiting the count of iterative procedures, which all sacrifice spectral efficiency. While Maximum-Likelihood (ML) methods are known to provide optimal performance by maximizing spectral efficiency, they are of exponential computational complexity and so challenging to realize on CMOS hardware. Recent prior work in this area has shown QA to be a promising alternative to CMOS in this regard, realizing ML methods on the order of hundreds of microseconds (excluding overheads) [20], [22], [23]. In our evaluations, we compare the cost/power of QA and CMOS in both Massive and Large MIMO BS and CRAN networks with non-linear MIMO settings (see §VI).

B. QUANTUM ANNEALING

Quantum Annealing is an optimization-based approach that aims to find the lowest energy spin configuration (*i.e.*, solution) of an *Ising model* described by the time-dependent energy functional (Hamiltonian):

$$H(s) = -\Gamma(s)H_I + L(s)H_P \quad (1)$$

where H_I is the initial Hamiltonian, H_P is the (input) problem Hamiltonian, $s \in [0, 1]$ is a non-decreasing function of time called an *annealing schedule*, $\Gamma(s)$ and $L(s)$ are energy scaling functions of the transverse and longitudinal fields in the annealer respectively. Essentially, $\Gamma(s)$ guides the probability of quantum tunneling during the annealing process, and $L(s)$

¹System parameters correspond to 64-antennas, 64-QAM modulation, 0.5 coding rate, Large MIMO, and 100% time and frequency duty cycles. CRAN handles three base stations. QA problem processing latency is 82.32 μ s (*cf.* §III). B/W is the network bandwidth.




Figure 2: Unit cell structures of (a) Chimera and (b) Pegasus QA graphs. Nodes are qubits, and edges are couplers.

guides the probability of finding the ground state of the input problem Hamiltonian H_P [16]. The QA hardware is a network of locally interacting radio-frequency superconducting qubits, organized in groups of *unit cells*. Fig. 2 shows the unit cell structures of recent (Chimera) and state-of-the-art (Pegasus) QA devices. The nodes and edges in the figure are *qubits* and *couplers* respectively [20].

The process of optimizing a problem in the QA is called *annealing*. Starting with a high transverse field (*i.e.*, $\Gamma(0) \gg L(0) \approx 0$), QA initializes the qubits in a pre-known ground state of the initial Hamiltonian H_I , then gradually interpolates this Hamiltonian over time—decreasing $\Gamma(s)$ and increasing $L(s)$ —by adiabatically introducing quantum fluctuations in a low-temperature environment, until the transverse field diminishes (*i.e.*, $L(1) \gg \Gamma(1) \approx 0$). This time-dependent interpolation of the Hamiltonian is essentially the quantum annealing algorithm. The Adiabatic Theorem then ensures that by interpolating the Hamiltonian slowly² enough, the system remains in the ground state of the interpolating Hamiltonian [45]. Thus during the annealing process, the system ideally stays in a local minimum and probabilistically reaches the global minimum of the problem Hamiltonian H_P at its conclusion [16]. The initial and problem Hamiltonians take the form $H_I = \sum_i \sigma_i^x$ and $H_P = \sum_i h_i \sigma_i^z + \sum_{i < j} J_{ij} \sigma_i^z \sigma_j^z$, where $\sigma_i^{x,z}$ are the Pauli spin operators acting on the i^{th} qubit, h_i and J_{ij} are the optimization problem inputs (coefficients) that the user supplies [16].

Input Problem Forms. QAs optimize Ising model problems, whose problem format matches the above problem Hamiltonian: $E = \sum_i h_i s_i + \sum_{i < j} J_{ij} s_i s_j$, where E is the energy of the candidate solution, s_i is the i^{th} solution variable which can take on values in $\{-1, +1\}$, h_i and J_{ij} are called the *bias* of s_i and the *coupling strength* between s_i and s_j , respectively. Ising form is equivalent to quadratic unconstrained binary optimization (QUBO) form, where solution variables take values in $\{0, 1\}$. Biases represent individual preferences of qubits to take on a particular classical value (-1 or $+1$), whereas coupling strengths represent pairwise preferences (*i.e.*, two particular qubits should take on same/opposite values), in the solution the machine outputs. Biases and coupling strengths are specified to qubits and couplers, respectively, using a

²If the adiabatic evolution is infinitely slow, then the annealing algorithm is guaranteed to find the global minimum of H_P [44].




Figure 3: Embedding process of Eq. 2, where the logical variable q_3 in (a) is mapped onto two physical qubits q_{3a} and q_{3b} as in (b) with a J_{Ferro} of J_F (dotted).

programmable on-chip control circuitry [46], [47]. The QA probabilistically returns the solution variable configuration with the minimum energy E at its output [20].

Assumption 1— Ising Model formulation. To enable QA computation, cellular baseband’s heavy processing tasks must be formulated as Ising model problems. Recent prior work in this area has formulated the most heavyweight tasks in the baseband, such as frequency domain detection, forward error correction, and precoding problems, into Ising models [20], [21], [23], [30], [31], [48]. Further baseband tasks will either admit Ising model formulations via binary representation of continuous values [49] (we leave for future work), or are so lightweight they require negligible power.

C. INPUT PROBLEM EMBEDDING

The process of mapping a given input problem onto the physical QA hardware is called *embedding*. To understand embedding, let us consider an example Ising problem:

$$E = h_1 s_1 + h_2 s_2 + h_3 s_3 + J_{12} s_1 s_2 + J_{23} s_2 s_3 + J_{13} s_1 s_3 \quad (2)$$

The logical representation of Eq. 2 is depicted in Fig. 3(a), where nodes and edges are qubits and couplers respectively. The curved arrows are used to visualize the linear coefficients. However, observe that a complete three-node qubit connectivity does not exist in the Chimera graph (*cf.* Fig. 2(a)). Hence the standard approach is to map one of the logical problem variables (*e.g.*, q_3) onto two physical qubits (*e.g.*, q_{3a} and q_{3b}) as Fig. 3(b) shows, such that the resulting connectivity can be realized on the native QA hardware. To ensure proper embedding: q_{3a} and q_{3b} must agree with each other. This is achieved by enforcing the condition $h_3 = h_{3a} + h_{3b}$, and chaining these physical qubits with a strong ferromagnetic coupling strength called J_{Ferro} (J_F)—see dotted line in Fig. 3(b). The physical Ising problem the QA optimizes for the example in Eq. 2 is then:

$$E = h_1 q_1 + h_2 q_2 + h_{3a} q_{3a} + h_{3b} q_{3b} + J_{12} q_1 q_2 + J_{13} q_1 q_{3a} + J_{23} q_2 q_{3b} + J_F q_{3a} q_{3b} \quad (3)$$

Since J_F is finite, some parameter optimization may be necessary [50], [51].

Assumption 2— Bespoke QA hardware. Qubit connectivity significantly impacts performance, with sparse qubit connectivity negatively affecting dense problem graphs due




Figure 4: Timing diagram of a quantum annealer device. Machine access overheads not relevant to our proposed use case are omitted. Post-processing runs on integrated silicon, in parallel with the annealer computation [16].

to problem mapping difficulties [20]. Recent advances in QA have bolstered qubit connectivity—6 to 15 to 20 couplers per qubit in the Chimera (2017), Pegasus (2020), and Zephyr (*ca.* 2023-24) topologies respectively [52], [53]—and further improvement efforts continue [54], [55], which will allow QA hardware tailored to baseband processing problems within the timescales of our predictions, resulting in a highly efficient embedding process (see §V-B for a more detailed discussion).

III. QUANTUM PROCESSING PERFORMANCE

To characterize current and future QA performance, this section analyzes processing time on QA devices, the client of which sends *quantum machine instructions* (QMI) that characterize an input problem computation to a QA QPU. The QPU then responds with solution data. Fig. 4 depicts the entire latency a QMI experiences from entering the QPU to the readout of the solution, which consists of *programming* (§III-A), *sampling* (§III-B), and *post-processing* (§III-C) times.

A. PROGRAMMING TIME

As the QMI reaches the QPU, the QPU programs the QMI’s input problem coefficients—biases and coupling strengths (§II): room temperature electronics send raw signals into the QA refrigeration unit to program the on-chip flux digital-to-analog converters (Φ -DACs). The Φ -DACs then apply external magnetic fields and magnetic couplings locally to the qubits and couplers respectively. This process is called a *programming cycle*, and in current technology it takes 4–40 μ s, dictated by the amount of programming data, bandwidth of control lines, and the Φ -DAC addressing scheme [35], [56]. During the programming cycle, the QPU dissipates an amount of heat that increases the effective temperature of the qubits. This is due to the movement of flux quanta³ in the inductive storage loops of Φ -DACs. Thus, a post-programming *thermalization* time is required to cool the QPU, ensure proper reset/initialization of qubits, and allow the QPU to maintain a thermal equilibrium with the refrigeration unit (≈ 20 mK). QA clients can specify thermalization times in the range 0–10 ms with microsecond-level granularity. The default value on D-Wave’s machine is a conservative one millisecond [16].

³QA devices store coefficient information in the form of magnetic flux quanta and it is transferred via single flux quantum (SFQ) voltage pulses [36].




Figure 5: Achievable programming times at various control line bandwidths for a large-scale 10M qubit QA device. CPQ is the number of programmed couplers per qubit.

1) Programming: Data and Bandwidth

An N_Q qubit, N_C coupler, and K -bit precision QA device will program a worst-case $D_{\text{prog}} = K \cdot (N_Q + N_C)$ amount of data. With an aggregate programming control line bandwidth BW_{prog} , this requires a worst-case $D_{\text{prog}}/BW_{\text{prog}}$ of data programming time. If the N_Q qubits are equally distributed into N_{chips} number of independently controlled chips (physically located under the same refrigeration unit), all chips can be programmed in parallel, scaling the data programming time by a factor of $1/N_{\text{chips}}$. Figure 5 reports these results, showing achievable data programming times at various control line bandwidths. To maintain today’s 40 μ s data programming time in a 10M qubit QA device, required aggregate programming control line bandwidth is 33 GHz when 20 couplers per qubit are programmed (typical for practical wireless applications).

2) Programming: Energy and Thermalization Time

The next step is QPU thermalization. QMI coefficients are programmed by using six Φ -DACs per qubit and one Φ -DAC per coupler [36]. Each Φ -DAC consists two inductor storage loops with a pair of Josephson junctions each. The energy dissipated on chip is on the order of $I_c \times \Phi_0$ per *single flux quantum* (SFQ) moved in an inductor storage loop, where I_c is the Φ -DAC’s junction critical current and Φ_0 is the magnetic flux quantum.⁴ Therefore, the dissipated on-chip

⁴ $\Phi_0 = h/2e$, where h is Planck’s constant and e is the electron charge.




Figure 6: The worst-case programming energy and required thermalization time for QAs. IC1 and IC2 projections represent 55 μA [36] and 1 μA [58] ϕ -DAC junction critical currents respectively when $(\cdot)$ couplers per qubit are programmed.

programming energy (E_{prog}) is given by:

$$E_{\text{prog}} = 4 \times (6N_Q + N_C) \times I_c \times \phi_0 \times N_{\text{SFQ}} \quad (4)$$

where N_Q and N_C are the number of qubits and couplers being programmed, and N_{SFQ} is the number of SFQs moving into (or out of) inductor storage loops. The required programming thermalization time (T_{therm}) is then given by:

$$T_{\text{therm}} = E_{\text{prog}} / P_{\text{QPU}} \quad (5)$$

where P_{QPU} is the cooling power available at the 20 mK QPU stage, which is typically 30 μW [57]. The supported bit-precision on QA devices is currently up to five bits (four for value, one for sign), and so for the worst-case reprogramming scenario, this corresponds to 32 SFQs (-16 to $+16$) moving into (or out of) all Φ -DAC inductor storage loops [36]. Figure 6 reports these results, showing that programming a large-scale QA device with 10M qubits and 20 couplers per qubit will dissipate only 42 pJ energy on chip, requiring a thermalization time of 1.4 μs only.

After programming and thermalization, the next step resets/initializes the qubits (*cf.* §II-B), during which each qubit transitions from a higher energy state to an intended ground state, generating spontaneous photon emissions, heating the QPU. Reed *et al.* [59] demonstrate the suppression of these emissions using Purcell filters, requiring 80 ns (120 ns) for 99% (99.9%) fidelity. Heretofore, an overall programming time of 41.52 μs (data programming: 40 μs , thermalization: 1.4 μs , reset: 0.12 μs) is considered for a large-scale 10M qubit QA device, which is subject to the requirement of 33 GHz aggregate control line bandwidth and Purcell filter integration.

B. SAMPLING TIME

The process of executing a QMI on a QA device is called *sampling*, and the time taken for sampling is called the *sampling time*. The sampling time is classified into three sub-components: the *anneal*, *readout*, and *readout delay* times. A

single QMI consists of multiple *samples* of an input problem, with each sample annealed and read out once, followed by a readout delay (see Fig. 4). Sampling a QMI begins after the QPU programming process.

1) Anneal

In this time interval, the QPU implements a QA algorithm (§II-B) [16] to solve the input problem, where low-frequency *annealing lines* control the annealing algorithm's schedule. The bandwidth of these control lines limits the minimum annealing time, which is 0.5 μs today. Weber *et al.* [60] propose the use of flexible print cables with a moderate bandwidth (≈ 100 MHz) and high isolation (≈ 50 dB) for annealing, which potentially decrease annealing time to tens of nanoseconds. Further experiments have demonstrated that large-scale QA devices can be operated under 40 ns anneal time, enabling *coherent* quantum annealing regimes [61], [62].

2) Readout

After annealing, the spin configuration of qubits (*i.e.*, the solution) is read out by measuring the qubits' persistent current (I_p) direction. This readout information propagates from the qubits to readout *detectors* located at the perimeter of the QPU chip via *flux bias lines*. Each flux bias line is a chain of electrical circuits called *Quantum Flux Parametrons* (QFPs), which detect and amplify qubits' I_p to improve the readout signal-to-noise ratio. These QFP chains act like shift registers, propagating the information from qubits to detectors [63]. In current QA devices with N_Q qubits, there are $\sqrt{N_Q}/2$ flux bias lines, with each flux bias line responsible for reading out $\sqrt{2N_Q}$ qubits. Further, each flux bias line reads out one qubit at a time (*i.e.*, time-division readout), thus a total of $\sqrt{N_Q}/2$ qubits are readout in parallel. Hence, the readout time depends on the qubits' physical locations, the bandwidth of flux bias lines, and the signal integration time. For the current status of technology, the readout time is 25–150 μs per sample [16]. Nevertheless, recent research demonstrates promising fast readout techniques, which we describe next.

Chen *et al.* [64] and Heinsoo *et al.* [65] describe frequency-multiplex readout schemes that enable simultaneous readout of multiple qubits within a flux bias line. While there is no fundamental limit on the number of qubits read out simultaneously, a physical limit is imposed by the line width of qubits' readout microresonators and the 4–8 GHz operating band (6 GHz center frequency, 4 GHz bandwidth) of commercial microwave transmission line components used in the readout architecture [63]. Microresonators with quality factor Q_r can capture line widths up to $6/Q_r$ GHz, thus enabling up to $4 \times Q_r/6$ qubits to be readout simultaneously. Table 2 reports these results, showing that a Q_r of 10^6 will enable up to ≈ 666 K qubit-parallel readout. This analysis assumes that each microresonator can be fabricated at exactly its design frequency, which is currently not the case. Further developments in understanding the RF properties of microresonators will be needed to achieve this multiplexing performance.

Table 2: The table shows the number of qubits read out in parallel by time-division (status quo) and frequency-multiplex (projected) readout schemes at various choices of QPU sizes and readout microresonator quality factors (Q_r).

Qubits	Qubits readout in parallel		
	Time-division	Frequency-multiplex	
		$Q_r = 10^3$ [63]	$Q_r = 10^6$ [66]
512	16	512	512
2,048	32	≈ 666	2,048
5,436	≈ 52	≈ 666	5,436
10 M	$\approx 2,200$	≈ 666	$\approx 666K$

In order to avoid sample-to-sample readout correlation, microresonators reading out the current sample's qubits must ring down before reading the next sample's qubits. McClure *et al.* [67] achieve ring-down times on the order of hundreds of nanoseconds by applying pulse sequences that rapidly extract residual photons exiting the microresonators after readout. Fast ring-down can also be achieved by switching off the QFP (after the readout) coupled to a microresonator, and then switching on a different QFP that couples the microresonator to a lossy line. While QFP on-off switching takes hundreds of nanoseconds [68], [69], it ensures high fidelity readout.

Recent work by Grover *et al.* [68] shows the application of QFPs as isolators, achieving a readout fidelity of 98.6% (99.6%) in 80 ns (1 μ s) only. Work by Walter *et al.* [70] describes a single-shot readout scheme requiring only 48 ns (88 ns) to achieve a 98.25% (99.2%) readout fidelity. Their designs are also compatible with multiplexed architectures and earlier readout schemes, implying that by design integration readout time reaches on the order of microseconds per sample.

3) Readout delay

After a sample's anneal-readout process, a *readout delay* is added (see Fig. 4). In this time interval, qubits are reset for the next sample's anneal. QA clients can specify times in the range 0–10 ms, and the default value is a conservative one millisecond. Nevertheless, about one microsecond is sufficient for high fidelity qubit reset (§3.1) [59].

C. POSTPROCESSING TIME

This time interval is used for post-processing the solutions returned by QA for improving the solution quality [71]. Multiple samples' solutions are post-processed at once in parallel with the current QMI's annealer computation, whereas the final batch of post-processing occurs in parallel with the programming of next QMI. Thus, the post-processing time does not factor into the overall processing time [56].

In summary, the projected programming time is 41.52 μ s (data programming: 40 μ s, thermalization: 1.4 μ s, reset: 0.12 μ s), anneal time is 40 ns/sample, readout time is one μ s/sample, and readout delay time is one μ s/sample. For a target sample count N_s , total QMI run time is 41.52 + 2.04 N_s μ s.




Figure 7: A typical macrocell base station architecture.

IV. RAN POWER MODELS AND CELLULAR TARGETS

We now describe power modeling in RANs (§IV-A) and computational complexity of cellular networks (§IV-B).

A. POWER MODELING

RAN power models account for power by splitting the BS or CRAN functionality into the components and sub-components shown in Figs. 1 and 7. This section details these components and their associated power models. We follow the developments by Desset *et al.* [72] and Ge *et al.* [73].

1) RAN Power Model

A RAN BS (see Fig. 7) is comprised of a baseband unit (BBU), a radio unit (RU), power amplifiers (PAs), and a power system (PS). The entire BS power consumption (P_{BS}) is then:

$$P_{BS} = \frac{P_{BBU} + P_{RU} + P_{PA}}{(1 - \sigma_{A/C})(1 - \sigma_{MS})(1 - \sigma_{DC})}, \quad (6)$$

where P_i is the i^{th} BS component's power consumption, and $\sigma_{A/C}$ (9%), σ_{MS} (7%), and σ_{DC} (6%) correspond to fractional losses of Active Cooling (A/C), Mains Supply (MS), and DC–DC conversions of the power system respectively [73].

The BBU performs the processing associated with digital baseband (BB), and control and transfer systems. The baseband includes computational tasks such as digital pre-distortion (DPD), up/down sampling or filtering, OFDM-FFT processing, frequency domain (FD) mapping/demapping and equalization, and forward error correction (FEC). The control system undertakes the platform control processing (PCP), and the transfer system processes the eCPRI transport layer. The total BBU power consumption (P_{BBU}) is then [72], [73]:

$$P_{BBU} = P_{DPD} + P_{Filter} + P_{FFT} + P_{FD_{in}} + P_{FD_{nl}} + P_{FEC} + P_{PCP} + P_{CPRI} + P_{Leak}, \quad (7)$$

where P_i is the i^{th} BBU task's power consumption, and P_{Leak} is the leakage power resulted from the employed hardware in processing these tasks. FD processing is split into two parts, with linear and non-linear scaling over number of antennas [72], [73]. The RU performs analog RF signal processing, consisting of clock generation, low-noise and variable gain amplification, IQ modulation, mixing, buffering, pre-driving, and analog–digital conversions. RU power consumption (P_{RU})

Table 3: Baseband unit's computational complexity in Large MIMO base stations. Time and frequency duty cycles are at 100%, modulation is 64-QAM, and coding rate is 0.5. Values are in Tera operations per second. See §IV for abbreviations.

BBU Task	Reference	4G (B/W = 20 MHz)				5G (B/W = 200 MHz)			5G (B/W = 400 MHz)		
	$N_A = 1$	$N_A = 2$	$N_A = 4$	$N_A = 8$	$N_A = 32$	$N_A = 64$	$N_A = 128$	$N_A = 32$	$N_A = 64$	$N_A = 128$	
DPD	0.160	0.320	0.640	1.280	51.2	102.4	204.8	102.4	204.8	409.6	
Filter	0.400	0.800	1.600	3.200	128.0	256.0	512.0	256.0	512.0	1024.0	
FFT	0.160	0.320	0.640	1.280	51.2	102.4	204.8	102.4	204.8	409.6	
FD _{lin}	0.090	0.180	0.360	0.720	28.8	57.6	115.2	57.6	115.2	230.4	
FD _{nl}	0.030	0.120	0.480	1.920	307.2	1228.8	4915.2	614.4	2457.6	9830.4	
FEC	0.140	0.140	0.280	0.560	22.4	44.8	89.6	44.8	89.6	179.2	
CPRI	0.720	0.720	1.440	2.880	115.2	230.4	460.8	230.4	460.8	921.6	
PCP	0.400	0.800	1.600	3.200	12.8	25.6	51.2	12.8	25.6	51.2	
Total	2.100	3.400	7.040	15.040	716.8	2,048.0	6,533.6	1,420.8	4,070.4	13,056.0	

scales proportionally with number of transceiver chains, and each chain consumes about 10.8 W power [72]. For macro-cell BSs, each PA is typically consumes 102.6 W power [73].

2) CRAN Power Model

In the CRAN architecture, BS processing functionality is amortized and shared, where Remote Radio Heads (RRHs) perform analog RF signal processing and a BBU-pool performs digital baseband computation (of many BSs) at a centralized datacenter (see Fig. 1). Fronthaul (FH) links connect RRHs with the centralized BBU-pool. To relax the FH latency and bandwidth requirements, a part of baseband computation is performed at RRH sites. Several such split models have been proposed [74], [75]. We consider a split where RRHs perform low Layer 1 baseband processing, such as cyclic prefix removal and FFT-specific computation. The power consumption of C-RAN (P_{C-RAN}) is then:

$$P_{C-RAN} = P_{BBU} + P_{PSBBU} + \sum_{k=1}^{N_{RRH}} \left\{ P_{RRH_k} + P_{PSRRH_k} + P_{FH_k} \right\}, \quad (8)$$

where P_k is the k^{th} CRAN component's power consumption and N_{RRH} is the number of RRHs. Fronthaul power consumption depends on the technology, and for fiber-based ethernet or passive optical networks, it can be modeled by assuming a set of parallel communication channels as [76], [77]:

$$P_{FH_k} = \rho_k R_{FH_k}, \quad \rho_k = P_{FH_{k,max}} / C_{FH_k} \quad (9)$$

where ρ_k is a constant scaling factor, R_{FH_k} and C_{FH_k} represent the traffic load and the capacity of the k^{th} fronthaul link respectively. For a link capacity of 500 Mbps, $P_{FH_{k,max}}$ is typically *ca.* 37 Watts [78].

B. CELLULAR COMPUTATIONAL COMPLEXITY

This section describes 4G/5G cellular computational targets in estimated Tera operations per second (TOPS) the BBU needs to process, and it depends on parameters such as the bandwidth (B/W), modulation (M), coding rate (R), number of antennas (N_A), and time (dt) and frequency (df) domain duty cycles. Prior work [72], [73] present these TOPS complexity values for individual BBU tasks in a reference scenario (B/W

= 20 MHz, M = 6, R = 1, $N_A = 1$, $dt = df = 100\%$), which we replicate in Table 3 as Reference. The scaling of these values follow [72], [73]:

$$TOPS_{target} = TOPS_{ref} \prod_k \left(\frac{X_{target}}{X_{ref}} \right)^{s_k} \quad (10)$$

where $X \in \{B/W, M, R, N_A, dt, df\}$ and $k \in [1, 6]$ respectively. The scaling exponents $\{s_1, s_2, s_3, s_4, s_5, s_6\}$ are $\{1, 0, 0, 1, 1, 0\}$ for DPD, Filter, and FFT, $\{1, 0, 0, 1, 1, 1\}$ for FD_{lin}, $\{1, 0, 0, 2, 1, 1\}$ for FD_{nl}, $\{1, 1, 1, 1, 1, 1\}$ for CPRI and FEC, and $\{0, 0, 0, 1, 0, 0\}$ for PCP. These exponents are determined based on the dependence of BBU operation with the corresponding parameters [72], [73]. Table 3 reports the TOPS complexity values for representative 4G and 5G Large MIMO scenarios.

V. QA RESOURCE ESTIMATION

In this section, we estimate QA qubit count and their connectivity requirements that meet the cellular computational targets described above (§IV). While we exemplify this analysis from today's 4G/5G perspective, same ideas can be used to study NextG systems as well.

A. QUBIT COUNT REQUIREMENT

To estimate qubit count, our approach considers the computational complexity of baseband tasks, their QUBO forms' variable count, and run time on a QA device implementation. In particular, we convert the target TOPS complexity values (Table 3) into target problems per second (PPS), then estimate the qubit count required to achieve this PPS by analyzing QUBO forms of individual baseband computational tasks. We formulate the qubit count requirement as:

$$N_Q = \sum_k N_{Q,k} \quad (11)$$

$$N_{Q,k} = PPS_k \times N_{Q,p,k} \times T_{p,k} \quad (12)$$

$$PPS_k = TOPS_k / \text{Operations per problem} \quad (13)$$

where N_Q is the total number of qubits the QA requires for the entire baseband processing, and $N_{Q,k}$ is the qubit requirement for the k^{th} baseband task. PPS_k is the target problems per second, $N_{Q,p,k}$ is the number of qubits per problem, and $T_{p,k}$

is the run time per problem, of the k^{th} baseband task. We next demonstrate how to compute these values for FD_{nl} and FEC tasks with running examples.

The FD_{nl} task corresponds to the MIMO detection problem whose objective is to *demodulate* the received wireless data into bits [79]. In a multi-user system with multiple antennas at the BS, the optimal MIMO detection performance is obtained by solving the QUBO objective function [23]:

$$\operatorname{argmin}_{\mathbf{x} \in \mathbb{C}^{N_t \times 1}} \|\mathbf{y} - \mathbf{H}\mathbf{x}\|^2 \quad (14)$$

where $\mathbf{y} \in \mathbb{C}^{N_r \times 1}$ is received data, $\mathbf{H} \in \mathbb{C}^{N_r \times N_t}$ is wireless channel, and $\mathbf{x} \in \mathbb{C}^{N_t \times 1}$ is transmitted data to be estimated. N_t and N_r are the number of transmitters (users) and receivers (antennas) in the system respectively. We observe that upon expansion Eq. 14 becomes a quadratic minimization function, if each entry in $\mathbf{x}$ is formulated as a linear function of variables. The search is over all possible $\mathbf{x}$, and the entries in $\mathbf{x}$ are selected based on the employed modulation scheme. For instance in BPSK modulation, we must search for values in $\{\pm 1\}$ and so each entry in $\mathbf{x}$ takes the form $2q - 1$, where q is a binary variable. Such formulations exist for various modulations (see [23] for details).

Solving a demodulation problem with Z users and Z antennas via state-of-the-art *sphere decoding* algorithm requires on average $80 (Z/64)^2$ million operations [80].⁵ Solving the same problem using QA requires $N_{bps} \times Z$ qubits, where N_{bps} is the number of bits per symbol in the employed modulation scheme (see [23]). Therefore, for a typical 5G scenario: $Z = 64$ and 64-QAM modulation ($N_{bps} = 6$), we note that $PPS_{FD_{nl}}$ is 30.72M (i.e., 2457.6 TOPS/80M, see Table 3), $N_{Q,p,FD_{nl}}$ is 384 qubits, and $T_{p,FD_{nl}}$ is $41.52 + 2.04N_s \mu s$ (§III). Substituting these values in Eq. 12 shows that the 5G FD_{nl} processing requires 971K qubits with $N_s = 20$ samples.

The FEC task corresponds to the channel *decoding* problem which aims to correct the bit errors that noise and interference of the wireless channel inevitably introduce into the user data. In our analysis, we consider Low Density Parity Check (LDPC) codes employed in the 5G-NR traffic channel for FEC evaluation [81]. An (M, N) -LDPC code is characterized by a binary-valued parity check matrix $[h_{ij}]_{M \times N}$, where each row defines a *check constraint* and each column defines which check constraint a bit participates in. In particular, an entry $h_{ij} = 1$ indicates that j^{th} bit participates in i^{th} check constraint. A check constraint is said to be satisfied when its modulo two bit-sum is zero (i.e., zero checksum), and a successful decoding occurs when all the check constraints of the code are satisfied. The optimal LDPC decoding performance is obtained by solving the QUBO objective function [20]:

$$\operatorname{argmin}_q \left\{ W_1 \sum_{\forall c} L_{sat}(c) + W_2 \sum_{\forall j} \Delta_j \right\} \quad (15)$$

where L_{sat} and Δ are cost penalty functions, and W_1 and W_2 are positive weights. The function $L_{sat}(c)$ takes the form:

⁵A 64×64 MIMO detection problem requires 80 million operations [80], and it scales quadratic with number of antennas [72], [73].




Figure 8: QA qubit requirement at various problem run times to achieve spectral efficiency equal to CMOS processing, in a 5G scenario with 400 MHz BW and 64 antennas.

$(f(q) - 2f(a))^2$, where $f(q)$ is the sum of solution variables participating in a check constraint c , and $2f(a)$ is a binary encoding of even integers via ancillary variables. The function Δ_j takes the form: $(q_j - Pr(q_j = 1))^2$, computing the distance of a decoding candidate to the received data, where the probability $Pr(q_j = 1)$ can be computed based on the received data for various modulations and channels [20]. The global minimum of this QUBO is a successful decoding that is most proximal to the received data (see [20] for details).

Solving an (M, N) -LDPC decoding problem via state-of-the-art *belief propagation* algorithm requires $N + 3w_r^2M - w_rM + 2w_c^2N + 4w_cN$ operations per iteration [82], where w_r and w_c are the average row and column weights of the parity check matrix respectively. Solving the same problem using QA requires $N + Mt$ qubits, where $t = \arg \min_{n \in \mathbb{Z}} \{2^{n+1} - 2 \geq w_r - (w_r \bmod 2)\}$ —see Ref. [20] for a full derivation. For the longest LDPC code in 5G: $M = 4224$, $N = 8448$, $w_r = 8.64$, $w_c = 20$, we note that PPS_{FEC} is 600K (i.e., 89.6 TOPS/150M, see Table 3) for typical 20 decoding iterations, $N_{Q,p,FEC}$ is 21,120 qubits, and $T_{p,FEC}$ is $41.52 + 2.04N_s \mu s$ (§III). Substituting these values in Eq. 12 shows that the 5G FEC processing requires 1.04M qubits with $N_s = 20$ samples.

FD_{nl} and FEC tasks correspond to 75% of the 5G BBU's baseband computation load. For the remaining 25% load, we project a proportionate qubit requirement. Fig. 8 shows the QA qubit requirement to satisfy the 5G baseband computational demand as a function of problem run time and sample count. Looking at Eq. 12 and Fig. 8, we see that for a given network operation scenario (i.e., fixed PPS_k and $N_{Q,p,k}$), the problem run time ($41.52 + 2.04N_s$) and sample count (N_s) scale linearly with qubit requirement to achieve spectral efficiency equal to CMOS. In the figure, the sample count indicates the required QA target fidelity in terms of error performance—when N_s is 20, QA must reach ground state of the input problem in 20 anneal trials. Hence, QA must meet these run time–qubit count combinations to achieve spectral efficiency equal to CMOS. While in Fig. 8 we demonstrate

an example scenario, a similar methodology is applied to estimate network-specific qubit requirements. Fig. 13 shows this qubit requirement for various bandwidths and antenna count choices (later described in §VII).

B. QUBIT CONNECTIVITY REQUIREMENT

To estimate qubit connectivity, we now analyze the native problem connectivity of the QUBOs described above. In this work, we consider future QA qubit connectivity to match the problem connectivity, which is typically challenging to realize for dense problems from a hardware perspective but will result in a highly efficient embedding process. Nevertheless, we describe promising methods that circumvent this issue.

From Eq. 14, we observe that the connectivity graph of the FD_{nl} task is a complete graph on $N_{\text{bps}} \times Z$ variables. For a typical 5G scenario: $N_{\text{bps}} = 6$ and $Z = 64$, this corresponds to a 384-qubit full connectivity, which is challenging to realize on QA devices. Scaling to more users and higher modulation schemes envisioned in NextG will increase this qubit connectivity requirement even further, making it more challenging from a hardware perspective. To address this connectivity issue, hybrid QPU–CPU approaches that decompose a large QUBO into a number of smaller sub-QUBOs realizable on hardware may be necessary. Existing methods such as that of *qbsolv* based on Glover’s algorithm provides such a hybrid interface for generic problems, rendering it useful in this regard [83]–[85]. Further decomposition approaches tailored to the FD_{nl} task also exist, which demonstrate that decomposed sub-problems can be parallelized via warm state initialization to obtain good performance [86]. While the size of decomposed sub-problems can be chosen flexibly, we note that such decomposition methods typically entail performance loss due to reduced complexity. Quantifying this performance loss for NextG problems requires an empirical evaluation on future QAs—we leave this for future work. Nevertheless, this loss is observed to be negligible for 5G problems [86].

Unlike the FD_{nl} task, the connectivity graph of the FEC task is highly sparse due to the inherent nature of LDPC codes being *low density* codes. Each qubit in LDPC decoding typically requires a different connectivity degree, which can be precisely calculated as follows. Consider an LDPC code with M rows and N columns in its parity check matrix, and let rw_i be its i^{th} row’s weight (*i.e.*, number of 1s in i^{th} row). Compute $t_i = \arg \min_{n \in \mathbb{Z}} \{2^{n+1} - 2 \geq rw_i - (rw_i \bmod 2)\}$, the number of ancillary qubits required for i^{th} row. Then the connectivity degree required for t_i ancillary qubits is $rw_i + t_i - 1$ for all $i \in [1, M]$. Each ancillary qubit is unique, and so the number of qubits whose connectivity degree we have determined above is $\sum_{\forall i} t_i$. Alongside ancillary qubits, the decoding requires N distinct solution qubits whose connectivity degree is calculated next. To compute j^{th} solution qubit’s connectivity degree, construct a submatrix of the parity check matrix by eliminating the rows whose j^{th} column entry is zero. Then compute C_j , the number of non-zero columns in this submatrix. The connectivity degree required for the j^{th} solution qubit is

then $(\sum_{\forall i | h_{ij}=1} t_i) + C_j - 1$ for all $j \in [1, N]$, where h_{ij} is the $(i, j)^{\text{th}}$ entry of parity check matrix. These connectivity degrees are derived by analyzing the QUBO form given in Eq. 15 (see Ref. [20]). For decoding the longest LDPC code in 5G, QA needs 21,120 qubits, where {46%, 28%, 2%, 11%, 13%} of the qubits require {≤10, 11–30, 30–60, 60–100, >100} couplers per qubit respectively. The highest connectivity degree is 205, and the average connectivity degree is 34.28. While we present numbers for the longest LDPC code, a similar methodology can be used to compute connectivity degree requirement for smaller LDPC codes in practice. Further, all the quadratic coefficients of the LDPC QUBO function remain constant for a given a parity check matrix (*i.e.*, only linear coefficients change from problem to problem), which eases the coupler programming process, making it a favorable candidate for a tailored hardware design.

VI. EVALUATION: POWER AND COST ANALYSIS

This section presents a holistic power and cost comparison between QA and CMOS in cellular wireless networks. Our methodology compares CMOS and QA processing at equal spectral efficiency outcomes. We specify the same BBU targets (Table 3) with CMOS and QA hardware, ensuring equal bits processed per second per Hz per km².

The power consumption of CMOS hardware depends on its *performance-per-watt* efficiency and the amount of computation at hand. Technology scaling improves this efficiency from generation to generation, inversely proportional to the square of its transistors’ core supply voltage (V_{dd}) [87]. A 65 nm CMOS device ($V_{dd} = 1.1$ V) has a 0.04 TOPS/Watt efficiency, from which we compute the same for today’s 14 nm CMOS ($V_{dd} = 0.8$ V) and future 1.5 nm CMOS ($V_{dd} = 0.4$ V), via V_{dd}^2 scaling, and they obtain a 0.076 and 0.3 TOPS/Watt efficiency respectively [11], [72], [88]. Using this hardware efficiency and the TOPS requirements of Table 3, we compute CMOS hardware power consumption. Additional power results from leakage currents in CMOS transistor channel, and this leakage power is set to 30% of dynamic power [72].

Power consumption of D-Wave’s QA is *ca.* 25 kW, dominated by its refrigeration unit (see Supplementary information–[32]). Additional power draw due to the computation at hand is negligible compared to QA refrigeration power, since the QPU resources used for computation are thermally isolated in a superconducting environment. This power requirement is further not expected to significantly scale up with increased qubit numbers [32], [34], due to the fairly constant power consumption of pulse-tube dilution refrigerators which are used to cool the QPU in practice [32], [57], [89]. More general NISQ processors such as Google’s Sycamore (see Supplementary information–[33]) and IBM’s Rochester [90] also show a similar *ca.* 25 kW power consumption and a fairly constant scaling with increased qubit numbers [34]. However, to maintain this 25 kW power for the entire 5G baseband processing, sufficient amount of qubits are required, all under the same refrigeration unit (couplers do not require additional space [35], [36]). This raises the question—how many qubits




Figure 9: Power consumption of 14 nm CMOS processing in Large MIMO base stations. BBU bar plots are shown with its sub-components (see legend, §4.1.1) in increasing order of power consumption from bottom to top. The percentages (rounded to nearest integer) show the power contribution of that particular BS component (labeled on the axis) to the total BS power. The BS power at $N_A = \{2, 4, 8, 32, 64, 128\}$ is $\{0.35, 0.71, 1.43, 34.7, 89.9, 261.3\}$ kW, in their respective scenarios.




Figure 10: (a) Power consumption of 5G Large MIMO base stations where QA handles BBU's baseband processing. The BS power at $N_A = \{32, 64, 128\}$ is $\{37, 49, 73\}$ kW respectively. (b) Power consumption of CMOS (290 kW) and QA (131 kW) processing in C-RAN scenario with three 5G Large MIMO base stations. In both (a) and (b), BBU's further computation (*i.e.*, Control and Transfer systems) is processed by 14 nm CMOS. BBU bar plots are shown with its sub-components (see legend, §4.1.1) in increasing order of power from bottom to top. The percentages correspond to components labeled on the axis.

are possible in a QA refrigeration unit?

To answer this question, we consider the physical size of qubits in their unit cell packaging (a die) versus the available space in the dilution refrigerator. The number of useful square dies (N_d) of length L_d placed onto a wafer of radius R_w is approximately [91]: $N_d = \frac{\pi R_w^2}{L_d^2} - \frac{1.16\pi R_w}{L_d}$. A square die of eight qubits requires $335 \times 335 \mu m^2$ QPU chip area with $L_d = 335 \mu m$ [36], and a dilution refrigerator's experimental space has a radius $R_w = 250 mm$ [57]. Substituting these values in the above equation gives $N_d \approx 1.75M$, which implies ≈ 14 million qubits allowed in a refrigeration unit. Larger dilution refrigerators such as IBM's Goldeneye can accommodate at least $6 \times$ qubits than a regular dilution refrigerator considered above [92]. Since qubit count estimates for 5G (*cf.* §V, §VII) are well below this allowed limit, QA power consumption is 25 kW for 5G baseband processing.

A. BS AND CRAN POWER COMPARISON

Applying the foregoing power analysis, Fig. 9 reports power consumption results of 4G and 5G Large MIMO BSs where one antenna at the BS serves one user. In Fig. 9(a), we see that the power amplifier (PA) is the dominating component

of 4G BS power consumption, accounting for 57–58% of the total BS power, as identified in several prior works [72], [73], [77]. But, as the network scales to higher bandwidth and antennas envisioned in 5G, the BBU becomes the dominant power consuming component (see Fig. 9(b)), accounting for 69–74% of the total BS power. This quick escalation in power from 0.35–1.43 kW in 4G to 34.7–261.3 kW in 5G is mainly due to the non-linear FD processing (§IV-A), and the increased network bandwidth consequence of millimeter-wave communication. Fig. 10(a) reports the power consumption results of 5G BS, where QA is used for BBU's baseband processing. In comparison to CMOS—Fig. 9(b), QA reduces BS power by 41 kW and 188 kW in 64 and 128 antenna systems. Fig. 10(b) shows power consumption in a CRAN setting with three 64-antenna BSs, where the fronthaul is allowed a 100 Gbps bandwidth. In comparison to CMOS, QA processing reduces CRAN power by 159 kW (55% lower).

B. BASEBAND POWER COMPARISON

This section compares the power consumption of QA and CMOS for the BBU's baseband processing along a variety of base station (Fig. 11) and CRAN (Fig. 12) operation scenarios.




Figure 11: **Base Station.** Power consumption of BS baseband and its associated power system using 14 nm CMOS ((a), (b), (c)) and 1.5 nm CMOS ((d), (e), (f)) in various BS operation scenarios. The dotted horizontal line in the figures is the QA power consumption of 25 kW. Figures (a) and (d) show power profile across MIMO degree (antennas per user), (b) and (e) show the same by varying the number of antennas, and (c) and (f) show power consumption at various bandwidths in 5G Large MIMO base stations. Points A–E show the smallest bandwidth at which QA benefits in power over CMOS.

1) Base Station

Across MIMO degree. MIMO degree ($\cdot$) is the number of antennas used to serve one user, where MIMO(8) and MIMO(4) are the status quo 5G implementations and MIMO(1), referred to as *Large MIMO*, is the ideal scenario that maximizes spectral efficiency. Figures 11(a) and 11(d) report these results, showing that with MIMO(8), both 14 and 1.5 nm CMOS processing require lesser power than QA, at all bandwidths and antenna counts. However, as we decrease the MIMO degree to MIMO(1), we observe that QA achieves power advantage over 14 nm CMOS (Fig. 11(a)) in 256-antenna systems at all bandwidths and in 64-antenna systems at 200 MHz and 400 MHz bandwidths. QA processing at 100, 200, and 400 MHz bandwidth 5G BSs with 256 antennas benefit in power over 1.5 nm CMOS (Fig. 11(d)).

Across antenna count. Figs. 11(b) and 11(e) compare power consumption of BSs at various antenna count choices. In 32-antenna BSs at 200 and 400 MHz bandwidths, we note that the power consumption of both 14 and 1.5 nm CMOS is lesser than QA at all MIMO degrees. This is because when the antenna count is low, the number of users supported at the BS and their resulting computational demand is low, leading to low CMOS power consumption. However, as we increase the antenna counts we see a significant rise in CMOS power consumption. In 256-antenna systems with 200 and 400 MHz

bandwidths, QA benefits in power over 14 nm CMOS at MIMO degrees is 4, 2, and 1. In comparison to 1.5 nm CMOS, the same systems benefit in power at MIMO degrees 2 and 1.

Across network bandwidth. From Figs. 11(c) and 11(f), we see that the lowest bandwidth for which QA achieves power advantage over 14 nm CMOS are 20 MHz bandwidth 256-antenna (Point ‘A’), 50 MHz bandwidth 128-antenna (Point ‘B’), and 160 MHz bandwidth 64-antenna (Point ‘C’) systems. In comparison to 1.5 nm CMOS, such points correspond to 60 MHz bandwidth 256-antenna (Point ‘D’), and 190 MHz bandwidth 128-antenna (Point ‘E’) systems.

2) CRAN

Massive MIMO. Fig. 12(a) compares power consumption of 1.5 nm CMOS against QA in a CRAN setting with 2–5 Massive MIMO(4) base stations. We see that even when CRAN handles five 64-antenna base stations, power consumption of 1.5 nm CMOS is lesser than QA at all bandwidths. Whereas a CRAN handling more than one 256-antenna 400 MHz base stations benefits in power with QA over 1.5 nm CMOS. Further, CRAN with at least four 256-antenna 200 MHz base stations requires lesser power with QA than 1.5 nm CMOS.

Large MIMO. Fig. 12(b) investigates how power consumption of 1.5 nm CMOS compares with that of QA when CRAN handles Large MIMO base stations, whose MIMO degree




Figure 12: **CRAN**. Power consumption of CRAN baseband and its associated power system at various number of (a) Massive and (b) Large MIMO base stations using 1.5nm CMOS. The dotted horizontal line is the 25 kW QA power consumption. (c) CRAN OpEx electricity cost savings and carbon emission reduction (in metric kilotons) QA will achieve over 1.5 nm CMOS. System parameters correspond to 400 MHz bandwidth 256-antenna base stations, and Massive MIMO degree is four.

is one. In a CRAN setting with 2–5 256-antenna BSs, QA requires 1–2 orders of magnitude lesser power than 1.5 nm CMOS. With at least two 400 MHz bandwidth and four 200 MHz bandwidth 64-antenna base stations, CRAN achieves a power advantage with QA over 1.5 nm CMOS.

Cost and Carbon savings. In Fig. 12(c), we see the summary of OpEx cost savings and carbon emission reductions associated with the respective power savings, computed by considering an average \$0.143 (USD) electricity price and 0.92 pounds of CO_2 equivalent emitted per kWh [93], [94]. The figure reports the savings of QA against 1.5 nm CMOS in a CRAN setting with 400 MHz bandwidth 256-antenna base stations in Massive MIMO(4) and Large MIMO scenarios. To provide a cost and carbon benefit over CMOS hardware, assuming CMOS CapEx is negligible, future QAs' CapEx must be lower than the respective OpEx savings. For instance, if QA was to be employed in a CRAN setting with five Large MIMO base stations, a QA CapEx lower than 2.3M, 4.6M, 6.8M, 9.1M, and 11.4M USD will provide cost benefit over 1.5nm CMOS in two, four, six, eight, and 10 years, respectively. This would also reduce 6.7, 13.3, 20, 26.6, and 33.3 metric kilotons of carbon emissions, respectively in the time frame of above years.

VII. QA FEASIBILITY TIMELINE

In this section, we present a projected QA feasibility timeline, describing year-by-year milestones on the application of QA to wireless networks, referring to Figs. 13 and 14. For this analysis, we compute the QA qubit requirement to achieve equal spectral efficiency to CMOS as described above (§V-A), and then project the year by which these qubit numbers become feasible in the QA hardware by extrapolating the historical QA qubit growth trends into future.

Roadmap for feasibility. The processing of a base station with 10-MHz bandwidth and 32 antennas requires 33K qubits in the QA hardware for QA to achieve equal spectral efficiency to CMOS, and this qubit requirement is projected to become available by the year 2026 based on current industry trends




Figure 13: QA qubit requirement in wireless network scenarios. Compare Points A–E with that of Figs. 11(c) and 11(f).

(Fig. 14). However, leveraging QA for such a system does not provide power advantage in comparison to both 14 nm and 1.5 nm CMOS devices (see Figs. 11(c), 11(f)).

Roadmap for power dominance. From Figs. 11(c) and 11(f), we note that Points A–E are the lowest bandwidths at each antenna count for which QA achieves power advantage over CMOS. Fig. 13 shows the number of qubits required in the QA hardware to process these systems (Points A–E) with equal spectral efficiency to CMOS. The figure shows that to achieve a power dominance over 14 nm CMOS, at least 537K qubits (Point 'A') are required in the QA hardware, and this qubit requirement is projected to become available by the year 2034 (Fig. 14). QA with at least 1.6M qubits benefit in power over 1.5 nm CMOS, and such a QA is predicted to become available by the year 2037 (Fig. 14). In summary, our analyses show that power advantage of QA over CMOS is a predicted 11–14 years away. Fig. 14 summarizes Fig. 13 in a feasibility timeline, showing the years by which QA enables these base station operation scenarios along with associated power advantage/loss.




Figure 14: Projected year-by-year timeline of a QA-based radio access network processing. Data points (▲) in the hatched area (2011–2020) are the historical QA qubit counts. The 2023 data point (★) with 7,440 qubits corresponds to a next-generation QA processor roadmap [53], [95]. The blue filled (dark shade) area is the projected QA qubit count, whose upper/lower bounds are extrapolations of the best-case (2017–2020) and the worst-case (2020–2023) qubit growths respectively. Annotations corresponding to further data points (■) show the base station scenarios their respective qubit counts will enable. The figure shows that if future QA qubit count scales along this best-case trend, starting from the years 2034–2037, QA may be applicable to practical wireless systems with power/cost benefits over CMOS hardware.

VIII. CONCLUSION

This paper makes the case for the future feasibility of QA processing-based wireless networks from a cost/power perspective. Our extensive analysis of QA technology projects quantitative targets that future QAs must meet in order to provide benefits over CMOS in terms of performance, power, and cost. Our results show that with QA hardware advancements, a cost/power benefit of QA over CMOS is a predicted 11–14 years away.

Furthermore, fundamental physical advances in the QA technology itself, which we do not leverage in the projections given in this paper, may offer further benefits, advantaging our projected timelines. Examples of these advances include faster annealing times (< 40 ns) and/or qubits with longer coherence lifetimes (such as the qubits in IARPA’s QEO and DARPA’s QAFS QA chips [96]) that enable coherent quantum annealing regimes, benefiting future QA spectral efficiency [61], [97]. While we acknowledge the practical feasibility of QA processors to be at least tens of years away, this early study informs NextG QA hardware design and wireless networks.

Limitations of this study. We stress that our analysis assumes that QA devices will continue to advance according to the current industry trends, and that any future technological breakthrough or setback is not accounted for. In such an event, our projections must be revised accordingly, nevertheless, the methodology remains the same.

ACKNOWLEDGEMENTS

This material is based upon work supported by the National Science Foundation under Grant No. CNS-1824357. P.A.W. is supported by the Engineering and Physical Sciences Research Council (EPSRC) Hub in Quantum Computing and Simulation, Grant Ref. EP/T001062/1. K.J. and S.K. gratefully acknowledge a gift from InterDigital Corporation. We thank Andrew J. Berkley, Keith Briggs, Andrew D. King, Catherine

McGeoch, Davide Venturelli, Nigel Walker, and Catherine White for useful discussions.

References

- [1] Cisco. Annual Internet Report (2018–2023) White Paper, 2018.
- [2] 3rd Generation Partnership Project (3GPP). Technical specification group services and system aspects, *TR 21.915*, v.15.0.0, 2017.
- [3] Panu Lähdekorpi, Michal Hronec, Petri Jolma, and Jani Moilanen. Energy efficiency of 5G mobile networks with base station sleep modes. In 2017 IEEE Conference on Standards for Communications and Networking (CSCN), pages 163–168, 2017.
- [4] Jingjin Wu, Yujing Zhang, Moshe Zukerman, and Edward Kai-Ning Yung. Energy-efficient base-stations sleep-mode techniques in green cellular networks: A survey. *IEEE communications surveys & tutorials*, 17(2):803–826, 2015.
- [5] R.H. Dennard, F.H. Gaensslen, Hwa-Nien Yu, V.L. Rideout, E. Bassous, and A.R. LeBlanc. Design of ion-implanted mosfet’s with very small physical dimensions. *IEEE Journal of Solid-State Circuits*, 9(5):256–268, 1974.
- [6] R.H. Dennard, F.H. Gaensslen, Hwa-Nien Yu, V.L. Rideout, E. Bassous, and A.R. Leblanc. Design of ion-implanted mosfet’s with very small physical dimensions. *Proceedings of the IEEE*, 87(4):668–678, 1999.
- [7] Hadi Esmailzadeh, Emily Blem, Renee St. Amant, Karthikeyan Sankaralingam, and Doug Burger. Dark silicon and the end of multicore scaling. In *Proceedings of the 38th annual international symposium on Computer architecture*, pages 365–376, 2011.
- [8] N.S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J.S. Hu, M.J. Irwin, M. Kandemir, and V. Narayanan. Leakage current: Moore’s law meets static power. *Computer*, 36(12):68–75, 2003.
- [9] Hassan N Khan, David A Hounshell, and Erica RH Fuchs. Science and research policy at the end of Moore’s law. *Nature Electronics*, 1(1):14–21, 2018.
- [10] John Shalf. The future of computing beyond Moore’s law. *Philosophical Transactions of the Royal Society A*, 378(2166):20190061, 2020.
- [11] ITRS. International technology roadmap for semiconductors 2.0, executive report, 2015.
- [12] Davide Castelvetti. IBM’s quantum cloud computer goes commercial. *Nature*, 543(7644), 2017.
- [13] Evan R MacQuarrie, Christoph Simon, Stephanie Simmons, and Elicia Maine. The emerging commercial landscape of quantum computing. *Nature Reviews Physics*, 2(11):596–598, 2020.
- [14] Dmitri Maslov, Yunseong Nam, and Jungsang Kim. An outlook for quantum computing [point of view]. *Proceedings of the IEEE*, 107(1):5–10, 2018.
- [15] Emanuel Knill. Quantum computing with realistically noisy devices. *Nature*, 434(7029):39–44, 2005.

- [16] D-Wave Systems. Technical Description of the D-Wave Quantum Processing Unit, 2021.
- [17] Andreas Wichert. Principles of quantum artificial intelligence: quantum problem solving and machine learning. World Scientific, 2020.
- [18] Sergio Boixo, Troels F Rønnow, Sergei V Isakov, Zhihui Wang, David Wecker, Daniel A Lidar, John M Martinis, and Matthias Troyer. Quantum annealing with more than one hundred qubits. arXiv:1304.4595, 2013.
- [19] IBM. Quantum computing systems, Website.
- [20] Srikar Kasi and Kyle Jamieson. Towards quantum belief propagation for LDPC decoding in wireless networks. In Proceedings of the 26th Annual International Conference on Mobile Computing and Networking, MobiCom '20, New York, NY, USA, 2020. Association for Computing Machinery.
- [21] Srikar Kasi, Abhishek Kumar Singh, Davide Venturelli, and Kyle Jamieson. Quantum annealing for large MIMO downlink vector perturbation precoding. In ICC 2021 - IEEE International Conference on Communications, pages 1–6, 2021.
- [22] Srikar Kasi, John Kaewell, and Kyle Jamieson. The design and implementation of a hybrid classical-quantum annealing Polar decoder. In GLOBECOM 2022 - 2022 IEEE Global Communications Conference, pages 5819–5825, 2022.
- [23] Minsung Kim, Davide Venturelli, and Kyle Jamieson. Leveraging quantum annealing for large MIMO processing in centralized radio access networks. In Proceedings of the ACM Special Interest Group on Data Communication, SIGCOMM '19, page 241–255, New York, NY, USA, 2019. Association for Computing Machinery.
- [24] Chi Wang, Huo Chen, and Edmond Jonckheere. Quantum versus simulated annealing in wireless interference network optimization. Scientific reports, 6(1):1–9, 2016.
- [25] Yong Cao, Youjie Zhao, and Fei Dai. Node localization in wireless sensor networks based on quantum annealing algorithm and edge computing. In 2019 International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, Physical and Social Computing (CPSCom) and IEEE Smart Data (SmartData), pages 564–568. IEEE, 2019.
- [26] Fumio Ishizaki. Computational method using quantum annealing for TDMA scheduling problem in wireless sensor networks. In 13th International Conference on Signal Processing and Communication Systems (ICSPCS), pages 1–9. IEEE, 2019.
- [27] Chi Wang and Edmond Jonckheere. Simulated versus reduced noise quantum annealing in maximum independent set solution to wireless network scheduling. Quantum Information Processing, 18(1):1–25, 2019.
- [28] Nicholas Chancellor, Stefan Zohren, Paul A Warburton, Simon C Benjamin, and Stephen Roberts. A direct mapping of max k-SAT and high order parity checks to a chimera graph. Scientific reports, 6(1):1–9, 2016.
- [29] Brad Lackey. A belief propagation algorithm based on domain decomposition. arXiv:1810.10005, 2018.
- [30] Zhengbing Bian, Fabian Chudak, Robert Israel, Brad Lackey, William G Macready, and Aidan Roy. Discrete optimization using quantum annealing on sparse ising models. Frontiers in Physics, 2:56, 2014.
- [31] Nicholas Chancellor, Szilard Szoke, Walter Vinci, Gabriel Aeppli, and Paul A Warburton. Maximum-entropy inference with a programmable annealer. Scientific reports, 6(1):1–14, 2016.
- [32] Andrew D. King, Jack Raymond, Trevor Lanting, Sergei V. Isakov, Masoud Mohseni, Gabriel Poulin-Lamarre, Sara Ejtemaee, William Bernoudy, Isil Ozfidan, Anatoly Yu. Smirnov, Mauricio Reis, Fabio Altomare, Michael Babcock, Catia Baron, Andrew J. Berkley, Kelly Boothby, Paul I. Bunyk, Holly Christiani, Colin Enderud, Bram Evert, Richard Harris, Emile Hoskinson, Shuiyuan Huang, Kais Jooya, Ali Khodabandelou, Nicolas Ladizinsky, Ryan Li, P. Aaron Lott, Allison J. R. MacDonald, Danica Marsden, Gaelen Marsden, Teresa Medina, Reza Molavi, Richard Neufeld, Mana Norouzpour, Travis Oh, Igor Pavlov, Ilya Perminov, Thomas Prescott, Chris Rich, Yuki Sato, Benjamin Sheldan, George Sterling, Loren J. Swenson, Nicholas Tsai, Mark H. Volkmann, Jed D. Whittaker, Warren Wilkinson, Jason Yao, Hartmut Neven, Jeremy P. Hilton, Eric Ladizinsky, Mark W. Johnson, and Mohammad H. Amin. Scaling advantage over path-integral monte carlo in quantum simulation of geometrically frustrated magnets. Nature Communications, 12(1):1113, 2021.
- [33] Frank Arute, Kunal Arya, Ryan Babbush, Dave Bacon, Joseph C. Bardin, Rami Barends, Rupak Biswas, Sergio Boixo, Fernando G. S. L. Brandao, David A. Buell, Brian Burkett, Yu Chen, Zijun Chen, Ben Chiaro, Roberto Collins, William Courtney, Andrew Dunsworth, Edward Farhi, Brooks Foxen, Austin Fowler, Craig Gidney, Marissa Giustina, Rob Graff, Keith Guerin, Steve Habegger, Matthew P. Harrigan, Michael J. Hartmann, Alan Ho, Markus Hoffmann, Trent Huang, Travis S. Humble, Sergei V. Isakov, Evan Jeffrey, Zhang Jiang, Dvir Kafri, Kostyantyn Kechedzhi, Julian Kelly, Paul V. Klimov, Sergey Knysh, Alexander Korotkov, Fedor Kostritsa, David Landhuis, Mike Lindmark, Erik Lucero, Dmitry Lyakh, Salvatore Mandrà, Jarrod R. McClean, Matthew McEwen, Anthony Megrant, Xiao Mi, Kristel Michielsen, Masoud Mohseni, Josh Mutus, Ofer Naaman, Matthew Neeley, Charles Neill, Murphy Yuezhen Niu, Eric Ostby, Andre Petukhov, John C. Platt, Chris Quintana, Eleanor G. Rieffel, Pedram Roushan, Nicholas C. Rubin, Daniel Sank, Kevin J. Satzinger, Vadim Smelyanskiy, Kevin J. Sung, Matthew D. Trevithick, Amit Vainsencher, Benjamin Villalonga, Theodore White, Z. Jamie Yao, Ping Yeh, Adam Zalcman, Hartmut Neven, and John M. Martinis. Quantum supremacy using a programmable superconducting processor. Nature, 574(7779):505–510, 2019.
- [34] Benjamin Villalonga, Dmitry Lyakh, Sergio Boixo, Hartmut Neven, Travis S Humble, Rupak Biswas, Eleanor G Rieffel, Alan Ho, and Salvatore Mandrà. Establishing the quantum supremacy frontier with a 281 pflop/s simulation. Quantum Science and Technology, 5(3):034003, 2020.
- [35] Kelly Boothby, Colin Enderud, Trevor Lanting, Reza Molavi, Nicholas Tsai, Mark H Volkmann, Fabio Altomare, Mohammad H Amin, Michael Babcock, Andrew J Berkley, et al. Architectural considerations in the design of a third-generation superconducting quantum annealing processor. arXiv:2108.02322, 2021.
- [36] Paul I. Bunyk, Emile M. Hoskinson, Mark W. Johnson, Elena Tolkacheva, Fabio Altomare, Andrew J. Berkley, Richard Harris, Jeremy P. Hilton, Trevor Lanting, Anthony J. Przybysz, and Jed Whittaker. Architectural considerations in the design of a superconducting quantum annealing device using a global field. IEEE Transactions on Applied Superconductivity, 24(4):1–10, 2014.
- [37] Ensar Vahapoglu, James P Slack-Smith, Ross CC Leon, Wee Han Lim, Fay E Hudson, Tom Day, Tuomo Tantt, Chih Hwan Yang, Arne Laucht, Andrew S Dzurak, et al. Single-electron spin resonance in a nanoelectronic device using a global field. Science Advances, 7(33):eabg9158, 2021.
- [38] Aleksandra Checko, Henrik L Christiansen, Ying Yan, Lara Scolari, Georgios Kardaras, Michael S Berger, and Lars Dittmann. Cloud RAN for mobile networks—a technology overview. IEEE Communications surveys & tutorials, 17(1):405–426, 2014.
- [39] Mamta Agiwal, Abhishek Roy, and Navrati Saxena. Next Generation 5G Wireless Networks: A Comprehensive Survey. IEEE Communications Surveys Tutorials, 18(3):1617–1655, 2016.
- [40] Robin Chataut and Robert Akl. Massive MIMO systems for 5G and beyond networks—overview, recent trends, challenges, and future research direction. Sensors, 20(10):2753, 2020.
- [41] Erik G Larsson, Ove Edfors, Fredrik Tufvesson, and Thomas L Marzetta. Massive MIMO for next generation wireless systems. IEEE communications magazine, 52(2):186–195, 2014.
- [42] Issei Kanno, Kosuke Yamazaki, Yoji Kishi, and Satoshi Konishi. A survey on research activities for deploying cell free massive MIMO towards beyond 5G. IEICE Transactions on Communications, 105(10):1107–1116, 2022.
- [43] Kan Zheng, Long Zhao, Jie Mei, Bin Shao, Wei Xiang, and Lajos Hanzo. Survey of large-scale MIMO systems. IEEE Communications Surveys & Tutorials, 17(3):1738–1760, 2015.
- [44] John A Smolin and Graeme Smith. Classical signature of quantum annealing. Frontiers in physics, 2:52, 2014.
- [45] Carlo Baldassi and Riccardo Zecchina. Efficiency of quantum versus classical annealing in non-convex learning problems. Proceedings of the National Academy of Sciences, 115(7):1457–1462, 2018.
- [46] Mark W Johnson, Mohammad HS Amin, Suzanne Gildert, Trevor Lanting, Firas Hamze, Neil Dickson, Richard Harris, Andrew J Berkley, Jan Johansson, Paul Bunyk, et al. Quantum annealing with manufactured spins. Nature, 473(7346):194–198, 2011.
- [47] Andrew D King, Juan Carrasquilla, Jack Raymond, Isil Ozfidan, Evgeny Andriyash, Andrew Berkley, Mauricio Reis, Trevor Lanting, Richard Harris, Fabio Altomare, et al. Observation of topological phenomena in a programmable lattice of 1,800 qubits. Nature, 560(7719):456–460, 2018.
- [48] Jingjing Cui, Yifeng Xiong, Soon Xin Ng, and Lajos Hanzo. Quantum approximate optimization algorithm based maximum likelihood detection. IEEE Transactions on Communications, 70(8):5386–5400, 2022.
- [49] John Mattingley and Stephen Boyd. Real-time convex optimization in signal processing. IEEE Signal processing magazine, 27(3):50–61, 2010.
- [50] Davide Venturelli, Salvatore Mandrà, Sergey Knysh, Bryan O’Gorman, Rupak Biswas, and Vadim Smelyanskiy. Quantum optimization of fully connected spin glasses. Physical Review X, 5(3):031040, 2015.

- [51] Yan-Long Fang and PA Warburton. Minimizing minor embedding energy: an application in quantum annealing. *Quantum Information Processing*, 19(7):191, 2020.
- [52] D-Wave Systems. D-Wave QPU Architecture: Topologies. Website.
- [53] D-Wave Systems. Zephyr topology of D-Wave quantum processors, Technical report 14-1056A-A, 2021.
- [54] Helmut G Katzgraber and MA Novotny. How small-world interactions can lead to improved quantum annealer designs. *Physical Review Applied*, 10(5):054004, 2018.
- [55] Wolfgang Lechner, Philipp Hauke, and Peter Zoller. A quantum annealing architecture with all-to-all connectivity from local interactions. *Science advances*, 1(9):e1500838, 2015.
- [56] D-Wave Systems. Solver Computation Time, 2021.
- [57] BlueFors. BlueFors XLD1000 Dilution Refrigerator System, Website.
- [58] R McDermott, MG Vavilov, BLT Plourde, FK Wilhelm, PJ Liebermann, OA Mukhanov, and TA Ohki. Quantum-classical interface based on single flux quantum digital logic. *Quantum science and technology*, 3(2):024004, 2018.
- [59] Matthew D Reed, Blake R Johnson, Andrew A Houck, Leonardo DiCarlo, Jerry M Chow, David I Schuster, Luigi Frunzio, and Robert J Schoelkopf. Fast reset and suppressing spontaneous emission of a superconducting qubit. *Applied Physics Letters*, 96(20):203110, 2010.
- [60] Steven Weber, John Cummings, Jovi Miloshi, Kyle J. Thompson, John Rokosz, David Holtman, David Conway, Andrew Kerman, and William D. Oliver. High-density I/O for next-generation quantum annealing: Part 1—Cryogenic wiring. APS March Meeting, 2021.
- [61] Richard Harris. Outrunning the bear: Quantum annealing in the presence of an environment. *Adiabatic Quantum Computing Conference (AQC)*, 2021.
- [62] Andrew D King, Sei Suzuki, Jack Raymond, Alex Zucca, Trevor Lanting, Fabio Altomare, Andrew J Berkley, Sara Ejtemaee, Emile Hoskinson, Shuiyuan Huang, et al. Coherent quantum annealing in a programmable 2,000 qubit ising chain. *Nature Physics*, 18(11):1324–1328, 2022.
- [63] J. D. Whittaker, L. J. Swenson, M. H. Volkmann, P. Spear, F. Altomare, A. J. Berkley, B. Bumble, P. Bunyk, P. K. Day, B. H. Eom, R. Harris, J. P. Hilton, E. Hoskinson, M. W. Johnson, A. Kleinsasser, E. Ladizinsky, T. Lanting, T. Oh, I. Perminov, E. Tolkacheva, and J. Yao. A frequency and sensitivity tunable microresonator array for high-speed quantum processor readout. *Journal of Applied Physics*, 119(1):014506, 2016.
- [64] Yu Chen, D. Sank, P. O’Malley, T. White, R. Barends, B. Chiaro, J. Kelly, E. Lucero, M. Mariantoni, A. Megrant, C. Neill, A. Vainsencher, J. Wenner, Y. Yin, A. N. Cleland, and John M. Martinis. Multiplexed dispersive readout of superconducting phase qubits. *Applied Physics Letters*, 101(18):182601, 2012.
- [65] Johannes Heinsoo, Christian Kraglund Andersen, Ants Remm, Sebastian Krinner, Theodore Walter, Yves Salathé, Simone Gasparinetti, Jean-Claude Besse, Anton Potočnik, Andreas Wallraff, and Christopher Eichler. Rapid high-fidelity multiplexed readout of superconducting qubits. *Phys. Rev. Applied*, 10:034040, Sep 2018.
- [66] Ali Eshaghian Dorche, Bochao Wei, Chandra Raman, and Ali Adibi. High-quality-factor microring resonator for strong atom–light interactions using miniature atomic beams. *Opt. Lett.*, 45(21):5958–5961, Nov 2020.
- [67] D. T. McClure, Hanhee Paik, L. S. Bishop, M. Steffen, Jerry M. Chow, and Jay M. Gambetta. Rapid driven reset of a qubit readout resonator. *Phys. Rev. Applied*, 5:011001, Jan 2016.
- [68] Jeffrey A Grover, James I Basham, Alexander Marakov, Steven M Disseler, Robert T Hinkey, Moe Khalil, Zachary A Stegen, Thomas Chamberlin, Wade DeGottardi, David J Clarke, et al. Fast, lifetime-preserving readout for high-coherence quantum annealers. *PRX Quantum*, 1(2):020314, 2020.
- [69] M. Hosoya, W. Hioe, J. Casas, R. Kamikawai, Y. Harada, Y. Wada, H. Nakane, R. Suda, and E. Goto. Quantum flux parametron: a single quantum flux device for Josephson supercomputer. *IEEE Transactions on Applied Superconductivity*, 1(2):77–89, 1991.
- [70] T. Walter, P. Kurpiers, S. Gasparinetti, P. Magnard, A. Potočnik, Y. Salathé, M. Pechal, M. Mondal, M. Oppliger, C. Eichler, and A. Wallraff. Rapid high-fidelity single-shot dispersive readout of superconducting qubits. *Phys. Rev. Applied*, 7:054020, May 2017.
- [71] D-Wave Systems. Postprocessing Methods on D-Wave Systems, 2021.
- [72] Claude Desset, Björn Debaillie, Vito Giannini, Albrecht Fehske, Gunther Auer, Hauke Holtkamp, Wiesława Wajda, Dario Sabella, Fred Richter, Manuel J Gonzalez, et al. Flexible power modeling of LTE base stations. In *IEEE wireless communications and networking conference (WCNC)*, pages 2858–2862. IEEE, 2012.
- [73] Xiaohu Ge, Jing Yang, Hamid Gharavi, and Yang Sun. Energy efficiency challenges of 5G small cell networks. *IEEE Communications Magazine*, 55(5):184–191, 2017.
- [74] Line M. P. Larsen, Aleksandra Checko, and Henrik L. Christiansen. A survey of the functional splits proposed for 5G mobile crosshaul networks. *IEEE Communications Surveys Tutorials*, 21(1):146–172, 2019.
- [75] 3rd Generation Partnership Project (3GPP). Study on new radio access technology: Radio access architecture and interfaces, *TS 38.801*, v.14.0.0, 2017.
- [76] Binbin Dai and Wei Yu. Energy efficiency of downlink transmission strategies for cloud radio access networks. *IEEE Journal on Selected Areas in Communications*, 34(4):1037–1050, 2016.
- [77] Isiaka Ajewale Alimi, Abdelgader M Abdalla, Akeem Olapade Mufutau, Fernando Pereira Guiomar, Ifiok Otung, Jonathan Rodriguez, Paulo Pereira Monteiro, and Antonio Luís Teixeira. Energy efficiency in the cloud radio access network (C-RAN) for 5G mobile networks: Opportunities and challenges. *Optical and Wireless Convergence for 5G Networks*, pages 225–248, 2019.
- [78] Qiang Liu, Tao Han, Nirwan Ansari, and Gang Wu. On designing energy-efficient heterogeneous cloud radio access networks. *IEEE Transactions on Green Communications and Networking*, 2(3):721–734, 2018.
- [79] Mahmoud A Albreem, Markku Juntti, and Shahriar Shahabuddin. Massive MIMO detection techniques: A survey. *IEEE Communications Surveys & Tutorials*, 21(4):3109–3132, 2019.
- [80] Joakim Jalden. Maximum likelihood detection for the linear MIMO channel. PhD thesis, KTH Royal Institute of Technology, 2004.
- [81] 3rd Generation Partnership Project (3GPP). Multiplexing and channel coding. *TS 38.212*, v.15.3.0, 2018.
- [82] Gabriel Falcão Paiva Fernandes. Parallel algorithms and architectures for LDPC decoding. PhD thesis, University of Coimbra, 2010.
- [83] Fred Glover. Heuristics for integer programming using surrogate constraints. *Decision sciences*, 8(1):156–166, 1977.
- [84] D-Wave Systems. Qbsolv Github Documentation, 2021.
- [85] Fred Glover, Zhipeng Lü, and Jin-Kao Hao. Diversification-driven tabu search for unconstrained binary quadratic problems. *4OR*, 8:239–253, 2010.
- [86] Minsung Kim, Davide Venturelli, John Kaewell, and Kyle Jamieson. Warm-started quantum sphere decoding via reverse annealing for massive iot connectivity. In *Proceedings of the 28th Annual International Conference on Mobile Computing And Networking*, pages 1–14, 2022.
- [87] Aaron Stillmaker and Bevan Baas. Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm. *Integration*, 58:74–81, 2017.
- [88] ITRS. International technology roadmap for semiconductors, executive report, 2003.
- [89] D-Wave Next Generation Plans and Activities, 2018.
- [90] IBM. Quantum computation center opens, IBM research blog, 2019.
- [91] Dirk K De Vries. Investigation of gross die per wafer formulas. *IEEE Transactions on Semiconductor Manufacturing*, 18(1):136–139, 2005.
- [92] IBM. IBM scientists cool down the world’s largest quantum-ready cryogenic concept system, 2022.
- [93] U.S. Bureau of Labor Statistics. Average energy prices for the united states, regions, census divisions, and selected metropolitan areas, 2021.
- [94] U.S. Energy Information Administration. How much carbon dioxide is produced per kilowatthour of U.S. electricity generation?, 2019.
- [95] D-Wave Systems. A roadmap for the future of quantum computing, 2021.
- [96] Daniel Lidar. Achievements of the IARPA-QEO and DARPA-QAFS programs & The prospects for quantum enhancement with QA, *Adiabatic Quantum Computing Conference 2021 (AQC 2021)*.
- [97] Fei Yan, Simon Gustavsson, Archana Kamal, Jeffrey Birenbaum, Adam P Sears, David Hover, Ted J Gudmundsen, Danna Rosenberg, Gabriel Samach, Steven Weber, et al. The flux qubit revisited to enhance coherence and reproducibility. *Nature communications*, 7(1):1–9, 2016.



SRIKAR KASI is Ph.D. student in the Department of Computer Science at Princeton University. His research interest is in wireless networks, quantum and quantum-inspired computing, graph theory, and mobile systems. He received B.Tech degree (2018) in Electrical Engineering from the Indian Institute of Technology Delhi, and M.A degree (2022) in Computer Science from the Princeton University. He is a recipient of Qualcomm Innovation Fellowship 2021 (North America).



PAUL Warburton received the BA degree in Electrical and Information Sciences in 1990 and the PhD degree in Materials Science in 1994, both at the University of Cambridge, UK. He is currently Professor of Nanoelectronics at University College London (UCL), UK. From 1994 to 1995, he was a post-doc at the University of Maryland, USA. From 1995 to 2001 he was Lecturer at King's College London, UK. Since 2001 he has been at UCL where he holds a joint appointment between the London

Centre for Nanotechnology and the Department of Electrical and Electronic Engineering. His research interests include superconducting devices, quantum annealing and nanofabrication.



JOHN KAEWELL joined InterDigital in 1986 where he has developed multiple generations of wireless communication systems. He leads InterDigital's exploration of using quantum computing to solve wireless optimization problems and is working on applying Machine Learning to improve wireless system performance. Mr. Kaewell has been inducted into the Drexel College of Engineering Circle of Distinction and has received InterDigital's Chairman award. He holds 56 US Patents and over

650 patents and applications worldwide.



KYLE JAMIESON is Professor of Computer Science and Associated Faculty in Electrical and Computer Engineering at Princeton University. His research focuses on mobile and wireless systems for sensing, localization, and communication, and on massively-parallel classical, quantum, and quantum-inspired computational structures for NextG wireless communications systems. He received the B.S. (Mathematics, Computer Science), M.Eng. (Computer Science and Engineering), and

Ph.D. (Computer Science, 2008) degrees from the Massachusetts Institute of Technology. He then received a Starting Investigator fellowship from the European Research Council, a Google Faculty Research Award, and the ACM SIGMOBILE Early Career Award. He served as an Associate Editor of IEEE Transactions on Networking from 2018 to 2020. He is a Senior Member of the ACM and the IEEE.