# Probabilistic computing with voltage-controlled dynamics in magnetic tunnel junctions

Yixin Shao<sup>1</sup>, Christian Duffee<sup>1</sup>, Eleonora Raimondo<sup>2</sup>, Noraica Davila<sup>3</sup>, Victor Lopez-Dominguez<sup>1,4</sup>, Jordan A. Katine<sup>3</sup>, Giovanni Finocchio<sup>2\*</sup>, Pedram Khalili Amiri<sup>1\*</sup>

## Abstract

Probabilistic (p-) computing is a physics-based approach to addressing computational problems which are difficult to solve by conventional von Neumann computers. A key requirement for p-computing is the realization of fast, compact, and energy-efficient probabilistic bits. Stochastic magnetic tunnel junctions (MTJs) with low energy barriers, where the relative dwell time in each state is controlled by current, have been proposed as a candidate to implement p-bits. This approach presents challenges due to the need for precise control of a small energy barrier across large numbers of MTJs, and due to the need for an analog control signal. Here we demonstrate an alternative p-bit design based on perpendicular MTJs that uses the voltage-controlled magnetic anisotropy (VCMA) effect to create the random state of a p-bit on demand. The MTJs are stable (i.e., have large energy barriers) in the absence of voltage, and VCMA-induced dynamics are used

<sup>&</sup>lt;sup>1</sup> Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL 60208, USA

<sup>&</sup>lt;sup>2</sup> Department of Mathematical and Computer Sciences, Physical Sciences and Earth Sciences, University of Messina, Messina 98166, Italy

<sup>&</sup>lt;sup>3</sup> Western Digital Corporation, San Jose, CA 95119, USA

<sup>&</sup>lt;sup>4</sup> Institute of Advanced Materials (INAM), Universitat Jaume I, Castellón, 12006, Spain

<sup>\*</sup> Correspondence and requests for materials should be addressed to G.F. and P.K.A.

<sup>\*</sup> Email: <u>gfinocchio@unime.it</u>, <u>pedram@northwestern.edu</u>

to generate random numbers in less than 10 ns/bit. We then show a compact method of implementing p-bits by using VC-MTJs without a bias current. As a demonstration of the feasibility of the proposed p-bits and high quality of the generated random numbers, we solve up to 40-bit integer factorization problems using experimental bit-streams generated by VC-MTJs. Our proposal can impact the development of p-computers, both by supporting a fully spintronic implementation of a p-bit, and alternatively, by enabling true random number generation at low cost for ultralow-power and compact p-computers implemented in complementary metal-oxide semiconductor (CMOS) chips.

## 1. Introduction

Unconventional physics-based computing technologies are being widely studied, due to the limitations of existing solutions based on the von Neumann architecture in solving computationally hard problems<sup>1</sup>. Two examples of such problems are maximum satisfiability (MAX-SAT) and integer factorization, which have important applications in optimization and cryptography, respectively<sup>2,3</sup>. To face larger instances of those problems, unconventional computing architectures are urgently needed.

Probabilistic computing is a promising pathway to addressing this challenge<sup>1,4-12</sup>, where a computational problem is mapped onto a network of probabilistic bits, or p-bits<sup>10,11,13-16</sup>. A simple description of p-bit dynamics can be mathematically represented as

$$m(k+1)_i = \text{sgn} [rand(-1, 1) + \tanh(I(k)_i)],$$
 (1)

where k is the current iteration, rand(-1, 1) represents a random number uniformly distributed between -1 and +1, sgn is the sign function which gives an output of either -1 or +1 depending on

the input polarity, and  $I_i$  is the input to the *i*-th p-bit. Depending on the input, the output  $m_i$  will have a tunable probability of being either -1 or +1. With these rules, probabilistic computing can be exploited to solve problems that can be mapped to quadratic energy models as

$$E = -I_0 \left( \sum_{i, j} \frac{1}{2} J_{ij} m_i m_j + \sum_{i} h_i m_i \right), \tag{2}$$

where  $J_{ij}$  define the interaction between the *i*-th and the *j*-th p-bit,  $h_i$  is the local bias to the *i*-th p-bit, and  $I_0$  is a global scaling factor which can be regarded as an inverse "pseudo-temperature"<sup>5,6,13</sup>. Thus, the input to each p-bit can be obtained by  $I_i = -\partial E/\partial m_i$ ,

$$I_i = I_0 \left( \sum_j J_{ij} m_j + h_i \right). \tag{3}$$

Computational problems can then be solved through probabilistic computing, by programming the energy model such that the solution corresponds to the lowest-energy state of the network of p-bits.

One of the most important requirements for realizing probabilistic computing is the resource-efficient and scalable physical implementation of p-bits. Magnetic tunnel junctions (MTJs) have been proposed for the implementation of p-bits due to their natural bistability, physical randomness (i.e., stochasticity), low power consumption and compatibility with complementary metal-oxide semiconductor (CMOS) manufacturing. Previously, MTJ-based p-bit designs mainly exploited MTJs with a low energy barrier<sup>1,4,14,17-20</sup>, where the randomness arises from the thermal fluctuation of the free layer magnetization, and the probability of finding the bit in each state is tuned by a field or a current through either spin transfer torque (STT) or spin orbit torque (SOT). Such designs, although well demonstrated in probabilistic computing applications, still have essential limitations: (i) The data retention time (i.e., dwell time) is determined by the energy barrier,  $E_b$ . Solving large optimization problems requires high random bit generation rates, which necessitates small  $E_b$  and

- due to the role of demagnetization on the stochastic dynamics of nanoscale magnets – necessitates the use of in-plane MTJs to achieve bit rates of 10 ns or less<sup>21-23</sup>. Since the mainstream MTJs used in MRAM applications today have a perpendicular (out of plane) structure, this requires the addition of separate non-standard MTJ deposition steps to the manufacturing process. (ii) Additionally, it is difficult to fabricate a chip with a tight statistical distribution around a small energy barrier for all devices, further limiting the sampling rate and the number of p-bits achievable on a chip. Materials with small saturation magnetization, such as dilute magnetic semiconductors, have been proposed as a potential solution to the problem of device-to-device variation<sup>24</sup>. However, realizing this potential requires large room-temperature tunneling magnetoresistance in these material systems, which has not been experimentally realized to date<sup>25,26</sup>. (iii) A feedback loop is needed for each MTJ to adjust the voltage or current, such that the output has the correct probability. This increases the area overhead and makes the circuit less scalable.

Here, we address these issues by proposing a design of p-bits implemented with *stable* voltage-controlled *perpendicular* MTJs<sup>27-29</sup>, where the voltage-controlled magnetic anisotropy (VCMA) effect<sup>30,31</sup> is used to *dynamically* generate true random numbers<sup>32,33</sup>. This approach offers several advantages: It can be applied to industry-standard perpendicular MTJs and allows the p-bits to be updated with a high speed and on-demand, comparable or faster than p-bits based on superparamagnetic in-plane MTJs. Furthermore, since it does not rely on the precise engineering of a small energy barrier, it can be scaled to a larger number of MTJs with less difficulty. We describe a new way of implementing p-bits using only unbiased MTJs, i.e., MTJs that generate random bit-streams with 50% probability. Therefore, the input to the MTJs does not need to be fine-tuned and the need for analog feedback loops is eliminated, making the circuit more scalable. Lastly, VCMA-based p-bits, owing to their electric-field-based principle<sup>30,34-58</sup>, consume much

less energy compared to p-bits tuned via STT or SOT. This provides an ultralow-power solution for realizing probabilistic circuits.

In the next sections, we demonstrate how to use such VCMA-controlled MTJ devices for probabilistic computing applications. We start by showing the generation of true random bit-streams with nano-second voltage pulses, exploiting MTJ stacks with a high VCMA coefficient. The randomness is verified by the National Institute of Standards and Technology Statistical Test Suite (NIST STS)<sup>59</sup>. This is followed by the implementation of p-bits using a series of MTJs at 50% probability. Finally, utilizing these random bits, we implement an invertible multiplier and demonstrate its ability to solve integer factorization problems successfully.

# 2. Experimental methods

#### 2.1 Device Fabrication

The magnetic tunnel junction film stacks were sputter deposited in an ultrahigh vacuum (UHV) physical vapor deposition (PVD) system (Canon ANELVA HC7100), annealed at wafer level for 30 minutes at 400°C, and then fabricated into circular pillars with diameters of 70 nm using electron beam lithography. The MgO layers were deposited by radio-frequency (RF) sputtering, while metallic layers were deposited by DC sputtering.

The structure of the MTJs used in this work is shown in Fig. 1a. The MTJ stack consists of bottom electrode / pinning layer (which includes a Co/Pt-based synthetic antiferromagnetic, SAF, multilayer) /  $Co_{20}Fe_{60}B_{20}$  (0.8) / MgO ( $\sim 1.5$ ) /  $Co_{17.5}Fe_{52.5}B_{30}$  (1.6) / Mo (5) / top electrode. The use of a Mo capping layer, together with the appropriately designed CoFeB composition in the free layer, provide a large VCMA coefficient while preserving a high tunneling magnetoresistance

(TMR) ratio and annealing stability up to 400°C, as previously reported<sup>58</sup>. The film was patterned into circular pillars with diameters of 70 nm.

#### 2.2 Electrical measurements

Characterization of the MTJs was performed on a probe station while applying an external magnetic field by a projected field electromagnet, as shown in Fig. 1a. Electrical measurements were performed using RF probes with a ground-signal (GS) configuration. The voltage pulses for reconfiguring the MTJ magnetic anisotropy were generated by a Tektronix pulse generator (PSPL10070A), and the electrical resistance was measured by a sourcemeter (Keithley 2401) using a bias tee.




Fig. 1. Device structure. a Diagram illustrating the structure of the magnetic tunnel junctions and the measurement circuit used in this study. Voltage pulses are applied by a fast pulse generator to the device via the RF port of a bias tee and the device resistance is measured by a sourcemeter using the DC port. An external magnetic field (H) is applied at an angle  $\theta_H$  from the film normal to compensate for the non-zero stray field acting on the free layer. **b** Resistance as a function of the applied out-of-plane magnetic field under different DC bias voltages. The inset shows the coercivity as a function of applied voltage.

# 3. Results and discussion


#### 3.1 Device Structure

The resistance as a function of perpendicular magnetic field under different bias voltages for a representative device is shown in Fig. 1b. As the magnetization of the bottom CoFeB layer is coupled to the SAF pining layer, only the magnetization of the top CoFeB can be changed by the applied field. These two layers are denoted as the free and fixed layers, respectively. The low and high resistance levels correspond to the parallel (P) and anti-parallel (AP) orientations of these two layers. At the near-zero bias case (shown as 1 mV in Fig. 1b), the TMR ratio is approximately 170%, defined as  $(R_{AP} - R_P)/R_P$ . Importantly, the change in the coercivity under different bias voltages confirms the presence of the VCMA effect. The VCMA coefficient for the stack used in this work was measured to be  $\sim 130$  fJ/Vm<sup>58</sup>. Note also that the device has a sizeable coercive field of  $\sim 120$  Oe in the absence of voltage, indicating that it is *not* a stochastic MTJ in the absence of voltage.

#### 3.2 VCMA-induced generation of true random numbers

Using the VCMA effect, it is possible to dynamically generate random numbers, in a fast and energy-efficient manner, from a perpendicular MTJ that is stable in the absence of voltage at room temperature. To do so, a short voltage pulse is applied to the MTJ with a polarity that reduces the perpendicular anisotropy of the free layer due to VCMA. If the magnitude of this voltage exceeds a threshold value, the magnetization of the free layer will relax in an in-plane direction after damped precession within a few nano-seconds<sup>34,45-58</sup>. If the voltage pulse is removed at this point, the anisotropy is restored to the original perpendicular axis, and the magnetization aligns to one of the two perpendicular states with equal probability. Therefore, the device can perform as a true


random number generator (TRNG) with 50% probability of generating P or AP states. This process is illustrated in Fig. 2a.



**Fig. 2. Dynamic generation of true random numbers. a** Principle of dynamically generating true random number by VCMA. When the voltage pulse is applied, the perpendicular anisotropy is temporarily eliminated, and the free layer becomes in-plane after damped precession. After the voltage is removed, the device will go to the P or AP state with equal probability. **b** Time-domain measurement result of the device resistance after a train of identical 10 ns voltage pulses.

The circuit for the generation and measurement of the random numbers is shown in Fig. 1a. Voltage pulses were applied to the MTJ through the RF port of the bias tee by a pulse generator, and the resistance of the MTJ was measured after each pulse using the DC port. During the application of voltage pulses, a fixed magnetic field was applied at an angle of  $\theta_H$  from the film

normal in order to both compensate for the offset field and define an in-plane axis for the precession of the magnetic moment of the free layer. To generate random numbers, voltage pulses of 2.2 V were applied with a pulse width of 10 ns. It is worth noting that due to the reflection resulting from the impendence mismatch between the MTJ and the transmission line, the real voltage experienced by the MTJ is approximately twice the output value from the pulse generator. The amplitudes of the voltage pulses discussed in this paper correspond to the real voltage on the device. An example of the measured resistance after a sequence of voltage pulses is illustrated in Fig. 2b, which shows a random binary behavior.



**Fig. 3. VCMA-based TRNG evaluation. a** XOR gates are used to improve the quality of the bit-streams before the NIST test. **b** NIST test result for the output bit-stream after the XOR gates. All tests are passed by the VCMA-generated random bit-streams.

The quality of the bit-streams was verified by using the National Institute of Standards and Technology Statistical Test Suite (NIST STS)<sup>59</sup>. Before testing, two layers of XOR gates were

used, as indicated in Fig. 3a, to further randomize the bit-streams<sup>18</sup>. The test results are shown in Fig. 3b. The output bit-stream successfully passed through all the NIST tests.


Note that, in an on-chip implementation, a wide range of fast readout circuits can be used for sensing the resistance of the MTJ after each 10 ns voltage pulse. For example, a prior study has investigated a circuit design for high-throughput VCMA-based RNGs based on the 45 nm CMOS node<sup>32</sup>. A sensing time of ~1 ns was demonstrated, which is quite small compared to the duration of the VCMA pulse. Thus, the bit-rate from a single MTJ in this approach can indeed be close to 100 Mbps when integrated with an appropriate readout circuit.

## 3.3 Implementation of p-bits

As discussed previously, existing p-bit designs using MTJs are mainly based on free layers with low energy barriers, where the probability profile of the p-bit is tuned by analog signals. This is a drawback for scalability purposes, both due to the need for accurate control of individual analog signals across a large number of p-bits with different nonlinear transfer curves, and due to the difficulty of realizing arrays of p-bits with tight statistical control of a small energy barrier. Here, we propose a new design of p-bits using only unbiased voltage-controlled MTJs that generate a 50% bit-stream. In our design, each p-bit consists of a series of n MTJs. When a p-bit is activated, voltage pulses are applied to all the n MTJs and generate an n-bit binary number, b, which can in turn be used to divide the range of numbers (-1, 1) into  $(2^n - 1)$  evenly spaced segments. Therefore, b can be mapped to a decimal number within (-1, 1) by  $-1 + b \cdot 2/(2^n - 1)$ . An example is illustrated in Fig. 4, where a p-bit consists of five MTJs (n = 5). The five MTJs are shown to provide a binary number of 01111, which is 15 in decimal and thus can be mapped to  $-1 + 15 \cdot 2/(2^5 - 1) = -0.032$ . This approach can be used to implement, in hardware, the function rand(-1, 1) in Equation 1. The key advantage of this design is that the bias term (i.e.,

the hyperbolic tangent function in Equation 1) is calculated in conventional digital logic instead of analog signals applied to each MTJ, making the circuit less complicated and more scalable. The accuracy is therefore determined by the number of MTJs used for each p-bit (rather than the accuracy of an analog bias current), so that using more MTJs in each p-bit provides better accuracy. Note, however, that this comes at the expense of a larger memory requirement for the overall p-computing circuit, since the *tanh* curve needs to be implemented in a look-up table (LUT).

It is worth noting that, a number of ideas utilizing the VCMA effect to implement p-bits have been previously proposed<sup>60-62</sup>. In these works, a voltage pulse is applied to generate the free layer precession, with a pulse duration that is tuned to half of the precession period. The switching probability is then tuned by another torque from STT<sup>60,61</sup> or SOT<sup>62</sup>, to implement the hyperbolic tangent bias term. In these designs, both the pulse width and the pulse amplitude need to be accurately controlled to ensure a reliable output, which necessitates a dedicated control circuit and a calibration process to account for device-to-device variations.



**Fig. 4. Implementation of p-bits using VCMA-controlled MTJs.** Implementation of a p-bit with a series of five MTJs. The binary output from the MTJs, measured using the readout (R/O) units, is mapped to a decimal number within the range (-1, 1), which in turn can be used to implement the p-bit based on Equation 1.


#### 3.4 Integer factorization using VCMA-based invertible logic gates

Next, using the proposed p-bit design and experimentally measured random bit-streams from voltage-controlled MTJs, we solve integer factorization problems as an example of probabilistic computing. A key property of probabilistic computing, which distinguishes it from existing digital computing circuits, is that it can be used to build invertible logic gates<sup>13</sup>, similar to memcomputing<sup>63,64</sup>. Conventional logic gates can only function in one direction. When their inputs are given, the gate will provide the corresponding output according to a truth table. For invertible logic gates, however, when the output of the logic gate is clamped (i.e., fixed), the inputs explore with higher probability the states allowed by the gate's truth table. In other words, the inputs will fluctuate among all possible states that will be consistent with the given output.


Such an invertible gate can be realized by designing the appropriate J matrix and h vector in Equation 2. An example of an invertible AND gate is illustrated in Fig. 5. Details on the derivation of the corresponding J matrix and h vector are shown in Supplementary Note 1. Here, A and B represent the two p-bits for the input and C represents the output. Each p-bit is realized in software using experimentally measured bit-streams from a 70 nm voltage-controlled MTJ, according to the method shown in Fig. 4. The top three plots in Fig. 5a and Fig. 5b show the traces of how the three p-bits evolve with time, when the output is clamped to 0 and 1, respectively. The bottom figures summarize the probability of the occurrence for each combination, confirming the functionality of the invertible AND gate.

In order to construct the circuit for integer factorization, we repeated the process used for the AND gate to also demonstrate an invertible full adder and half adder. These three circuit elements were then combined to construct a standard 4×4 bit multiplier, as illustrated in Fig. 6a. If all the inputs are given, the circuit acts as a conventional multiplier. However, due to its invertible nature,

if the output bits are clamped, the system will also act as a factorizer. Fig. 6b shows the distribution of states when attempting to factor the semi-prime number 91. Note that 91 can be factorized into both  $7 \times 13$  and  $13 \times 7$ ; therefore, the system will have two energy minima and will descend into one of them. In the case shown in Fig 6b, the system converged to the energy minimum of  $7 \times 13$ .




**Fig. 5. Invertible AND gate.** The evolution of three p-bits and the probability of each state combination, when **a** the output p-bit C is clamped to 0, and **b** the output p-bit C is clamped to 1. The results are consistent with the truth table of an invertible AND gate.



**Fig. 6. Integer factorization using invertible logic gates. a** Circuit diagram of the invertible multiplier consisting of AND gates, half adders (HAs), and full adders (FAs). **b** Distribution for the probability of the input (X, Y) pair being at different combinations of numbers, when factorizing the semi-prime number 91.

It is worth noting that the factorization problem can also be solved using VCMA-based p-bits by directly designing the appropriate J matrix and h vector (as opposed to breaking the problem down into individual gates and adders). This approach was also implemented and allowed us to solve up to 40-bit factorization problems. The result is shown in Fig 7, demonstrating the factorization of the semi-prime number 1,099,467,063,467. The detailed implementation is discussed in Supplementary Notes 2 and 3.



**Fig. 7. Integer factorization of 1,099,467,063,467.** Distribution for the probability of the input (X, Y) pair being at different combinations of numbers, when factorizing the semi-prime number 1,099,467,063,467.

# 4. Conclusions

In summary, a p-bit based on an array of voltage-controlled MTJs was proposed, and its proof of concept was demonstrated for probabilistic computing applications. The VCMA effect allows for dynamic nano-second true random number generation using voltage pulses applied to a perpendicular MTJ stack. The quality of the randomness was verified by passing the NIST

statistical test suite. The proposed p-bit design improves the scalability of probabilistic circuits by eliminating the need for tight control of small energy barriers during manufacturing, eliminating the need for a feedback loop for analog signals, and by using industry-standard perpendicular (rather than in-plane) MTJs. We demonstrated the application of our VCMA-based p-bits in solving integer factorization problems using experimental MTJ-generated bit-stream data. Our results provide a promising direction for using VCMA-controlled MTJs in unconventional computing applications.

#### Acknowledgements

This work was supported by the U.S. National Science Foundation (NSF) under award numbers 2311296, 1919109, and 2106562. The authors thank Canon ANELVA Corporation for part of the magnetic thin film deposition and characterization. E.R and G.F. acknowledge financial support of the project PRIN 2020LWPKH7 funded by the Italian Ministry of University and Research (MUR), and the PETASPIN association (www.petaspin.com).

## **Competing interests**

The authors declare no competing interests.

## **Data Availability**

The data that support the findings of this study are available upon request from the authors.

#### References

- Finocchio, G. *et al.* The promise of spintronics for unconventional computing. *Journal of Magnetism and Magnetic Materials* **521**, 167506 (2021).
- Froleyks, N., Heule, M., Iser, M., Järvisalo, M. & Suda, M. SAT competition 2020. *Artificial Intelligence* **301**, 103572 (2021).
- Mosca, M. & Verschoor, S. R. Factoring semi-primes with (quantum) SAT-solvers. *Scientific Reports* **12**, 1-12 (2022).
- Borders, W. A. *et al.* Integer factorization using stochastic magnetic tunnel junctions. *Nature* **573**, 390-393 (2019).
- Aadit, N. A. *et al.* Massively parallel probabilistic computing with sparse Ising machines. *Nature Electronics*, 1-9 (2022).
- 6 Grimaldi, A. *et al.* Spintronics-compatible Approach to Solving Maximum-Satisfiability Problems with Probabilistic Computing, Invertible Logic, and Parallel Tempering. *Physical Review Applied* **17**, 024052 (2022).
- Sutton, B., Camsari, K. Y., Behin-Aein, B. & Datta, S. Intrinsic optimization using stochastic nanomagnets. *Scientific reports* 7, 1-9 (2017).
- 8 Camsari, K. Y. *et al.* From charge to spin and spin to charge: Stochastic magnets for probabilistic switching. *Proceedings of the IEEE* **108**, 1322-1337 (2020).
- 9 Lv, Y., Bloom, R. P. & Wang, J.-P. Experimental demonstration of probabilistic spin logic by magnetic tunnel junctions. *IEEE Magnetics Letters* **10**, 1-5 (2019).
- 10 Camsari, K. Y., Sutton, B. M. & Datta, S. P-bits for probabilistic spin logic. *Applied Physics Reviews* **6**, 011305 (2019).
- Kaiser, J. & Datta, S. Probabilistic computing with p-bits. *Applied Physics Letters* **119**, 150503 (2021).
- Feynman, R. P. Simulating physics with computers. *International Journal of Theoretical Physics* **21**, 467-488, doi:10.1007/BF02650179 (1982).
- Camsari, K. Y., Faria, R., Sutton, B. M. & Datta, S. Stochastic p-bits for invertible logic. *Physical Review X* 7, 031014 (2017).
- 14 Camsari, K. Y., Salahuddin, S. & Datta, S. Implementing p-bits with embedded MTJ. *IEEE Electron Device Letters* **38**, 1767-1770 (2017).
- 15 Chowdhury, S. *et al.* A Full-Stack View of Probabilistic Computing With p-Bits: Devices, Architectures, and Algorithms. *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits* **9**, 1-11, doi:10.1109/JXCDC.2023.3256981 (2023).
- Kobayashi, K. *et al.* CMOS + stochastic nanomagnets: heterogeneous computers for probabilistic inference and learning. *arXiv*: 2304.05949 (2023).
- Shao, Y. *et al.* Implementation of artificial neural networks using magnetoresistive random-access memory-based stochastic computing units. *IEEE Magnetics Letters* **12**, 1-5 (2021).
- Vodenicarevic, D. *et al.* Low-energy truly random number generation with superparamagnetic tunnel junctions for unconventional computing. *Physical Review Applied* **8**, 054045 (2017).
- Daniels, M. W., Madhavan, A., Talatchian, P., Mizrahi, A. & Stiles, M. D. Energy-efficient stochastic computing with superparamagnetic tunnel junctions. *Physical Review Applied* **13**, 034016 (2020).

- Cai, J. *et al.* Voltage-Controlled Spintronic Stochastic Neuron Based on a Magnetic Tunnel Junction. *Physical Review Applied* **11**, 034015, doi:10.1103/PhysRevApplied.11.034015 (2019).
- Safranski, C. *et al.* Demonstration of Nanosecond Operation in Stochastic Magnetic Tunnel Junctions. *Nano Letters* **21**, 2040-2045, doi:10.1021/acs.nanolett.0c04652 (2021).
- Hayakawa, K. *et al.* Nanosecond Random Telegraph Noise in In-Plane Magnetic Tunnel Junctions. *Physical Review Letters* **126**, 117202, doi:10.1103/PhysRevLett.126.117202 (2021).
- Hassan, O., Datta, S. & Camsari, K. Y. Quantitative Evaluation of Hardware Binary Stochastic Neurons. *Physical Review Applied* **15**, 064046, doi:10.1103/PhysRevApplied.15.064046 (2021).
- Rahman, R. & Bandyopadhyay, S. Robustness of binary stochastic neurons implemented with low barrier nanomagnets made of dilute magnetic semiconductors. *IEEE Magnetics Letters* **13**, 1-4 (2022).
- Tanaka, M. & Higo, Y. Large tunneling magnetoresistance in GaMnAs/AlAs/GaMnAs ferromagnetic semiconductor tunnel junctions. *Physical Review Letters* **87**, 026602 (2001).
- Ohya, S., Muneta, I., Hai, P. N. & Tanaka, M. GaMnAs-based magnetic tunnel junctions with an AlMnAs barrier. *Applied Physics Letters* **95** (2009).
- Ikeda, S. *et al.* A perpendicular-anisotropy CoFeB–MgO magnetic tunnel junction. *Nature Materials* **9**, 721-724, doi:10.1038/nmat2804 (2010).
- Worledge, D. C. *et al.* Spin torque switching of perpendicular Ta | CoFeB | MgO-based magnetic tunnel junctions. *Applied Physics Letters* **98**, 022501, doi:10.1063/1.3536482 (2011).
- 29 Khalili Amiri, P. *et al.* Switching current reduction using perpendicular anisotropy in CoFeB–MgO magnetic tunnel junctions. *Applied Physics Letters* **98**, 112507, doi:10.1063/1.3567780 (2011).
- Maruyama, T. *et al.* Large voltage-induced magnetic anisotropy change in a few atomic layers of iron. *Nature nanotechnology* **4**, 158-161 (2009).
- Khalili Amiri, P. & Wang, K. L. Voltage-controlled magnetic anisotropy in spintronic devices. *SPIN* **02**, 1240002, doi:10.1142/S2010324712400024 (2012).
- Lee, H., Ebrahimi, F., Amiri, P. K. & Wang, K. L. Design of high-throughput and low-power true random number generator utilizing perpendicularly magnetized voltage-controlled magnetic tunnel junction. *AIP Advances* 7, 055934, doi:10.1063/1.4978320 (2017).
- Fukushima, A. *et al.* Recent progress in random number generator using voltage pulse-induced switching of nano-magnet: A perspective. *APL Materials* **9**, 030905 (2021).
- Amiri, P. K. *et al.* Electric-field-controlled magnetoelectric RAM: progress, challenges, and scaling. *IEEE Transactions on Magnetics* **51**, 1-7 (2015).
- Wang, W.-G., Li, M., Hageman, S. & Chien, C. Electric-field-assisted switching in magnetic tunnel junctions. *Nature materials* **11**, 64-68 (2012).
- Weisheit, M. *et al.* Electric field-induced modification of magnetism in thin-film ferromagnets. *Science* **315**, 349-351 (2007).
- Nakamura, K. *et al.* Giant modification of the magnetocrystalline anisotropy in transition-metal monolayers by an external electric field. *Physical review letters* **102**, 187201 (2009).

- Niranjan, M. K., Duan, C.-G., Jaswal, S. S. & Tsymbal, E. Y. Electric field effect on magnetization at the Fe/MgO (001) interface. *Applied Physics Letters* **96**, 222504 (2010).
- Miwa, S. *et al.* Voltage controlled interfacial magnetism through platinum orbits. *Nature communications* **8**, 1-9 (2017).
- Tsujikawa, M. & Oda, T. Finite electric field effects in the large perpendicular magnetic anisotropy surface Pt/Fe/Pt (001): A first-principles study. *Physical review letters* **102**, 247203 (2009).
- Duan, C.-G., Jaswal, S. S. & Tsymbal, E. Y. Predicted magnetoelectric effect in Fe/BaTiO 3 multilayers: ferroelectric control of magnetism. *Physical Review Letters* **97**, 047201 (2006).
- Duan, C.-G. *et al.* Surface magnetoelectric effect in ferromagnetic metal films. *Physical review letters* **101**, 137201 (2008).
- Rondinelli, J. M., Stengel, M. & Spaldin, N. A. Carrier-mediated magnetoelectricity in complex oxide heterostructures. *Nature nanotechnology* **3**, 46-50 (2008).
- Wang, W. & Chien, C. Voltage-induced switching in magnetic tunnel junctions with perpendicular magnetic anisotropy. *Journal of Physics D: Applied Physics* **46**, 074004 (2013).
- Shiota, Y. *et al.* Induction of coherent magnetization switching in a few atomic layers of FeCo using voltage pulses. *Nature materials* **11**, 39-43 (2012).
- Kanai, S. *et al.* Electric field-induced magnetization reversal in a perpendicularanisotropy CoFeB-MgO magnetic tunnel junction. *Applied Physics Letters* **101**, 122403 (2012).
- Grezes, C. *et al.* Ultra-low switching energy and scaling in electric-field-controlled nanoscale magnetic tunnel junctions with high resistance-area product. *Applied Physics Letters* **108**, 012403 (2016).
- Shiota, Y. *et al.* Pulse voltage-induced dynamic magnetization switching in magnetic tunneling junctions with high resistance-area product. *Applied Physics Letters* **101**, 102406 (2012).
- Kanai, S. *et al.* In-plane magnetic field dependence of electric field-induced magnetization switching. *Applied Physics Letters* **103**, 072408 (2013).
- Shiota, Y. *et al.* Evaluation of write error rate for voltage-driven dynamic magnetization switching in magnetic tunnel junctions with perpendicular magnetization. *Applied Physics Express* **9**, 013001 (2015).
- Grezes, C. *et al.* Write error rate and read disturbance in electric-field-controlled magnetic random-access memory. *IEEE Magnetics Letters* **8**, 1-5 (2016).
- Kanai, S., Matsukura, F. & Ohno, H. Electric-field-induced magnetization switching in CoFeB/MgO magnetic tunnel junctions with high junction resistance. *Applied Physics Letters* **108**, 192406 (2016).
- Shiota, Y. *et al.* Reduction in write error rate of voltage-driven dynamic magnetization switching by improving thermal stability factor. *Applied Physics Letters* **111**, 022408 (2017).
- Yamamoto, T. *et al.* Write-error reduction of voltage-torque-driven magnetization switching by a controlled voltage pulse. *Physical Review Applied* **11**, 014013 (2019).
- Yamamoto, T. *et al.* Improvement of write error rate in voltage-driven magnetization switching. *Journal of Physics D: Applied Physics* **52**, 164001 (2019).
- Wu, Y. et al. in 2020 IEEE Symposium on VLSI Technology. 1-2 (IEEE).

- 57 Carpenter, R. *et al.* Demonstration of a Free-layer Developed With Atomistic Simulations Enabling BEOL Compatible VCMA-MRAM with a Coefficient ≥100fJ/Vm. *IEEE International Electron Devices Meeting 2021* (2021).
- 58 Shao, Y. *et al.* Sub-volt switching of nanoscale voltage-controlled perpendicular magnetic tunnel junctions. *Communications Materials* **3**, 1-8 (2022).
- Rukhin, A. *et al.* A statistical test suite for random and pseudorandom number generators for cryptographic applications. *NIST Special Publication 800-22 (revised May 15, 2002)* (2002).
- Nasrin, S., Drobitch, J. L., Bandyopadhyay, S. & Trivedi, A. R. Low power restricted Boltzmann machine using mixed-mode magneto-tunneling junctions. *IEEE Electron Device Letters* **40**, 345-348 (2019).
- Nasrin, S. *et al.* Bayesian reasoning machine on a magneto-tunneling junction network. *Nanotechnology* **31**, 484001 (2020).
- Deng, J., Miriyala, V. P. K., Zhu, Z., Fong, X. & Liang, G. Voltage-controlled spintronic stochastic neuron for restricted Boltzmann machine with weight sparsity. *IEEE Electron Device Letters* **41**, 1102-1105 (2020).
- Di Ventra, M. *MemComputing: Fundamentals and Applications*. (Oxford University Press, 2022).
- Traversa, F. L. & Ventra, M. D. Universal Memcomputing Machines. *IEEE Transactions on Neural Networks and Learning Systems* **26**, 2702-2715, doi:10.1109/TNNLS.2015.2391182 (2015).