

Dynamic R_{ON} Free 1.2 kV Vertical GaN JFET

Xin Yang, *Student Member, IEEE*, Ruizhe Zhang, *Graduate Student Member, IEEE*, Bixuan Wang, *Student Member, IEEE*, Qihao Song, *Graduate Student Member, IEEE*, Andy Walker, *Member, IEEE*, Subhash Pidaparathi, *Member, IEEE*, Cliff Drowley, *Senior Member, IEEE*, and Yuhao Zhang, *Senior Member, IEEE*

Abstract—Dynamic on-resistance (R_{ON}) or threshold voltage (V_{TH}) instability caused by charge trapping is one of the most crucial reliability concerns of some GaN high-electron mobility transistors (HEMTs). It has been unclear if this issue can be resolved using an alternative GaN device architecture. This work answers this question by characterizing, for the first time, the dynamic R_{ON} and V_{TH} stability of an industrial vertical GaN transistor-NexGen's 1200V/70m Ω fin-channel JFET, fabricated on 100 mm bulk GaN substrates. A circuit setup is deployed for the in-situ measurement of the dynamic R_{ON} under steady-state switching. The longer-term stability of R_{ON} and V_{TH} is tested under the prolonged stress of negative gate bias and high drain bias. The vertical GaN JFET shows nearly no R_{ON} or V_{TH} shift in these tests, which could be attributed to the low defect density of the GaN-on-GaN homoepitaxial growth, the absence of electric field crowding near the surface, and the minimal charge trapping in the native junction gate. These results present a critical milestone for vertical GaN devices towards power electronics applications.¹

Index Terms— power electronics, gallium nitride, JFET, on-resistance, threshold voltage, stability, reliability

I. INTRODUCTION

Gallium nitride (GaN) high-electron mobility transistor (HEMT) has been recently commercialized up to 900 V and deployed in numerous applications [1]–[3]. A well-known reliability issue of some GaN HEMT is dynamic on-resistance (R_{ON}), where the R_{ON} after device turn-on is much higher than its DC value [4], [5]. This issue can induce a higher conduction loss of the device [5] and a degraded device lifetime [6] in applications. A decade of study has revealed its physical origins to be the threshold voltage (V_{TH}) instability and the electron trapping in the GaN buffer or passivation interface [4], [7]. However, it is still under debate if such an issue is inherent to GaN devices in general or can be eliminated by deploying alternative device structures.

Recently, vertical GaN devices have gained great traction for medium-voltage applications [8]–[10]. Industrial transistors with various structures have been reported [11]–[14]. Among them, the normally-off vertical GaN fin-channel junction-gate field-effect transistor (JFET) has shown several advantages including low specific R_{ON} and high-temperature stability [14], [15], as well as the high avalanche and short-circuit robustness [15]–[18]. However, its dynamic stability and reliability remain to be comprehensively evaluated.

To date, dynamic R_{ON} testing has only been reported on one

vertical GaN diode [19] and is still lacking in vertical GaN transistors. Compared to diodes, transistors additionally include a gate stack and a gated channel, both of which have been shown to significantly impact device R_{ON} . As an evidence, the gate-bias induced instability reported in an early vertical GaN MOSFET [20] suggest the transistor reliability could be more complicated than diode.

During hard switching in power converters, power transistors simultaneously experience high current and high voltage. Such a stress is not experienced by power diodes (also true for GaN p-n diode, as it has minimal reverse recovery current [21]). More importantly, such hard-switched stress can cause dynamic R_{ON} in GaN HEMTs. The stress can produce a large number of hot electrons in the gated channel and their trapping deteriorates the dynamic R_{ON} [22], [23]. This suggests that a diode's dynamic R_{ON} results cannot be convincingly extended to transistors.

On the other hand, accurate characterization of dynamic R_{ON} is vital. The pulse I-V method or the single-event double-pulse test (DPT) method have produced inconsistent results, because a) the device operation in the former method is usually not an inductive switching, and b) the latter method does not specify the device blocking time before switching and ignores the accumulated trapping effect [5], [24]. To evaluate dynamic R_{ON} for practical power applications, it is now a consensus that the in-situ circuit measurements are required under the steady-state switching conditions [24], [25].

In addition to dynamic R_{ON} , the V_{TH} stability is critical for power electronics applications. The V_{TH} instability could not only impact the dynamic R_{ON} but result in false device turn-on through interactions with the gate loop parasitics [26]. In SiC, over a decade of study has revealed a superior reliability and stability of the JFET gate as compared to the MOSFET gate [27]. However, whether this superiority also holds for vertical GaN JFETs remain an open question, as the fabrication process of SiC and GaN JFETs are very different. While the SiC JFET gate is made by the p-type ion implantation, the GaN JFET gate is fabricated by p-GaN regrowth [15].

This work presents the first dynamic R_{ON} characterization of a vertical GaN transistor under steady-state switching. In addition, the longer-term R_{ON} and V_{TH} stability are tested under the prolonged stress of gate-source bias (V_{GS}) and drain-source bias (V_{DS}). In addition to the vertical GaN JFET, similarly-rated

This work is supported in part by the National Science Foundation (Grants ECCS-2202620 and ECCS-2045001) and the Center for Power Electronics Systems Power Management Industry Consortium.

X. Yang, R. Zhang, B. Wang, Q. Song, and Y. Zhang are with the Center of Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA 24060 USA (e-mail: yhzhang@vt.edu).

A. Walker, S. Pidaparathi, and C. Drowley are with NexGen Power Systems Inc., Santa Clara, CA 95051 USA. (email: SubhashP@nexgenpowersystems.com)




Fig. 1. (a) Schematic of the vertical GaN JFET. (b) Transfer characteristics, (c) gate current characteristics and (d) output characteristics of 1.2 kV vertical GaN JFET at 25-150 °C with a 25 °C incremental step.

commercial GaN HEMTs and SiC MOSFETs are tested under the same setups. The vertical GaN JFET shows no dynamic R_{ON} or V_{TH} shift in these tests. This result fills a significant gap in the stability and reliability of GaN power devices.

II. DEVICE UNDER TEST

The devices under test (DUTs) include the 650V/200mΩ and 1200V/70mΩ rated GaN JFETs fabricated by NexGen Power Systems, as well as commercial 650 and 1200 V SiC MOSFETs (IMZA65R083M1H, C3M0075120D), and 650-V GaN HEMT (GS-065-011-1-L). From the different types of commercially available GaN HEMTs, we selected a GaN HEMT with the Schottky-type p-GaN gate (i.e., GaN SP-HEMT), which is a mainstream structure widely deployed by many device vendors and foundries [5].

Fig. 1(a) shows the cross-sectional schematic of NexGen's vertical GaN JFET fabricated on 100-mm bulk n⁺-GaN substrates. The sub-micrometer wide, 1 μm high n-GaN fin channels are surrounded by p-GaN gate. The net donor

concentrations in the n-GaN fin and drift region are $\sim 10^{17} \text{ cm}^{-3}$ and $\sim 10^{16} \text{ cm}^{-3}$, respectively, and the magnesium concentration in p-GaN is $\sim 10^{19} \text{ cm}^{-3}$. The drift region thickness of 650-V and 1200-V JFETs are ~ 8 and $\sim 10.5 \text{ μm}$ with an avalanche breakdown voltage of $\sim 800 \text{ V}$ [17] and $\sim 1500 \text{ V}$ [15], respectively. The JFETs are assembled in DFN packages.

Fig. 1(b)-(d) shows the transfer, gate-source junction, and output characteristics of the 1200-V vertical GaN JFET from 25 °C to 150 °C. The V_{TH} is extracted to be 1.6 V at 0.1 A drain current (I_D) at 25 °C, and decreases to 1.45 V at 150 °C (Fig. 1(b)). The I_G - V_{GS} characteristics exhibit p-n junction behavior with gate current (I_G) < 0.4 mA at $V_{GS} = -6 \text{ V}$, ramping up at $V_{GS} > 3 \text{ V}$, and reaching $\sim 0.1 \text{ A}$ at $V_{GS} = 4 \text{ V}$ (Fig. 1(c)). At I_G of 20 mA (similar to the circuit operation condition), R_{ON} is extracted to be $\sim 70 \text{ mΩ}$ at 25 °C and $\sim 150 \text{ mΩ}$ at 150 °C (Fig. 1(d)). The static R_{ON} at a specific temperature can be modeled using the 25 °C value and a temperature coefficient of 0.64 mΩ/°C.

III. DYNAMIC ON-RESISTANCE TEST

Dynamic R_{ON} is measured using a continuous, hard-switching DPT with an active measurement circuit. The test circuit schematic for tests under 400 V is shown in Fig. 2(a). To minimize the reverse recovery loss, a GaN HEMT (GS66508T) in reverse conduction is used as the commutation device. For 800 V tests, a 1200 V SiC Schottky diode (C4D10120) is used as the commutation device. A standard MOSFET driver is used for GaN HEMTs and SiC MOSFETs with an on/off-state driving V_{GS} of 6/-4 V and 16/0 V, respectively.

An RC-interface gate driver is used for vertical GaN JFET, (Fig. 2(b)). This gate driver can increase the switching speed while maintaining a low I_G at the steady on-state, thereby reducing the driver loss. Here C_G represents the DUT's gate capacitance. R_{ON}^G and R_{OFF}^G are used to limit the peak gate current during the switching transitions. R_{SS} is used to set the steady state on-current. C_{SS} is used to provide a negative V_{GS} during the turn-off the transient. V_{G+} is the on-state driver voltage. The component optimization for this RC-interface




Fig. 2. (a) Circuit schematic of the in-situ dynamic R_{ON} test setup under 400 V. For 800 V test, a SiC diode is used as the commutation device. (b) Schematic of the RC-interface driver for vertical GaN JFET. (c) Photo of the prototyped 400V test setup. (d) A cycle of DPT waveform of a SiC MOSFET and the illustration of the R_{ON} extraction based on ΔV_{DS} and ΔI_D . (e) Extracted R_{ON} of 650 V SiC MOSFET (top) and GaN SP-HEMT (bottom) in a DPT cycle at 400 V V_{IN} .




Fig. 3. (a) A cycle of the 800V/10A DPT waveform of the 1200-V vertical GaN JFET. (b) I_D - V_{DS} switching locus of the device turn-on in the first and second pulse. (c) The waveform of the clipper voltage and device V_{GS} in a cycle of the DPT. (d) Extracted dynamic R_{ON} in this DPT cycle; the T_C is 57 °C in the steady-state operation. (e) Thermal camera images at the steady-state 800V/10A DPT under three conditions: 1) each pulse width is 3 μ s and without cooling, 2) each pulse width is 1 μ s and without cooling, and 3) each pulse width is 1 μ s and with fan cooling.

driver for vertical GaN JFETs is detailed in [28]. Based on the optimization, we select $V_{G+} = 12$ V, $R_{ON} = 4.7$ Ω , $R_{OFF} = 0$ Ω , $R_{SS} = 820$ Ω , and $C_{SS} = 10$ nF. This set of optimized driver parameters produces a driving I_G of 10~20 mA at 25 °C to 150 °C when the device is in the on-state.

The active measurement unit comprises of a voltage clipper (CLP1500V15A1) connected to the DUT for measuring the on-state voltage drop (V_{DS}). This clipper isolates the voltage test point from the high-voltage signal when the DUT is turned-off and connects it to the DUT drain when the DUT is turned-on. Such a technique has been widely adopted for dynamic R_{ON} measurement of GaN HEMTs [6], [29], [30]. During the test, the input voltage (V_{IN}) is fixed by a power supply, while the DUT's V_{GS} , V_{DS} and I_D signals are measured by probes and coaxial current shunt. A photo of the prototyped circuit board is shown in Fig. 2(c).

In each test, the circuit is run for over 10 minutes to ensure the DUT's steady state is achieved with no variations in the DUT's case temperature (T_C) and waveforms. Fig. 2(d) shows the waveforms in one cycle of the continuous DPT for an exemplar DUT (SiC MOSFET). The DUT is switched on twice, each with an on-duration (t_{ON}) of 3 μ s. The inductor values are tuned under different V_{IN} to keep the peak I_D around 5 A for the GaN SP-HEMT, SiC MOSFETs, and 650-V GaN JFET. The peak I_D is tested up to 10 A for the 1200-V GaN JFET for measuring the dynamic R_{ON} under a wider current range. The frequency is 1 kHz to ensure the inductor current reduces to zero before the next cycle starts. To intentionally test the dynamic R_{ON} of GaN JFETs at higher T_C , the external cooling is not applied to 650-V GaN JFET, while the fan cooling is applied to the tests of GaN SP-HEMT and SiC MOSFET.

It is reported that the direct R_{ON} calculation using the I_D and the V_{DS} measured by the voltage clipper may be impacted by the common-mode noise and the RC discharging delay [6], [25]. Here we extract R_{ON} from the incremental ΔV_{DS} and ΔI_D similar to [6] to cancel the impacts of clipper noise and delay, as illustrated in Fig. 2(d). To also minimize the possible oscilloscope noise, the R_{ON} at moment t_0 is calculated by averaging 500 measurements of R_{ON} spanning a 200 ns period based on the following equation:

$$R_{on}(t_0) = \sum_{t_i=t_0, t_0+0.4ns, \dots}^{t_0+200ns} \frac{V_{DS}(t_i+40ns) - V_{DS}(t_i)}{I_D(t_i+40ns) - I_D(t_i)} / 500 \quad (1)$$

The measurement system and data analysis method are first applied to SiC MOSFETs and GaN HEMTs for calibration and verification. Fig. 2(e) shows the extracted dynamic R_{ON} of the 650-V SiC MOSFET and 650-V GaN SP-HEMT in a DPT cycle at $V_{IN} = 400$ V. The dynamic R_{ON} of the SiC MOSFET is similar to its static value at $V_{GS} = 16$ V, while the dynamic R_{ON} (~0.2 Ω) of GaN HEMT is larger than its static value (0.15 Ω). This is consistent with prior reports that SiC MOSFET has minimal dynamic R_{ON} variation and GaN SP-HEMT has a dynamic R_{ON} increase of 30~60% under similar conditions [24], [25].

To evaluate the dynamic R_{ON} of 1200-V vertical GaN JFETs under a wider T_C range, we vary the t_{ON} in the DPT test and also apply the external fan cooling. Fig. 3(a) shows the 800V/10A DPT waveform with a t_{ON} of 1 μ s. Fig. 3(b) shows the extracted I_D - V_{DS} switching locus of the device turn-on process in the first and second pulses. The turn-on in the second pulse shows a clear inductive hard switching. Fig. 3(c) shows the recorded waveforms of the clipper voltage and device V_{GS} , and Fig. 3(d) shows the extracted dynamic R_{ON} . The GaN JFET shows similar dynamic R_{ON} in the first and second pulses, with the value nearly equal to the static R_{ON} at the same T_C . Fig. 3(e) shows the thermal camera images recorded under the steady-state 800V/10A DPT tests. The T_C drops from 117 °C at a t_{ON} of 3 μ s without external cooling to 57 °C at a t_{ON} of 1 μ s and 34 °C with the external cooling further applied.

Fig. 4(a)-(d) shows the dynamic R_{ON} as a function of V_{IN} for 650-V SiC MOSFET, 650-V vertical GaN JFET, 650-V GaN SP-HEMT and 1200-V vertical GaN JFET. Based on the T_C measured by thermal camera, the dynamic R_{ON} is normalized to its static R_{ON} at the same T_C measured by curve tracer. Note here we put a 2X I_D on the 1200-V GaN JFET and no cooling on the 650-V GaN JFET to measure their dynamic R_{ON} under high T_C . Fig. 4(e) shows the dynamic R_{ON} of 1200-V vertical GaN JFET as a function of the peak I_D with $V_{IN} = 800$ V. Fig. 4(f) shows the dynamic R_{ON} of 1200-V vertical GaN JFET as a function of T_C under the same 800V/10A DPT test, with the T_C modulated by t_{ON} and the external cooling.




Fig. 4. Extracted dynamic R_{ON} and the normalized dynamic R_{ON} as a function of V_{IN} for (a) 650-V SiC MOSFET, (b) 650-V GaN JFET, (c) 650-V GaN SP-HEMT, and (d) 1200-V GaN JFET. The case temperatures are marked. Each pulse width is 3 μ s. Fan cooling is applied to SiC MOSFET and GaN SP-HEMT, while no external cooling is applied to GaN JFET. Extracted dynamic R_{ON} and the normalized dynamic R_{ON} of the 1200-V GaN JFET (e) as a function of peak I_{DS} at $V_{IN} = 800$ V and each pulse width of 1 μ s and (f) as a function of T_C under the same 800V/10A steady-state DPT with and without cooling.




Fig. 5. Illustration of the bias conditions for the two static stress tests. The V_{GS} of I_D - V_{DS} sweep is 6 V, 4 V, and 22 V for GaN HEMT, GaN JFET, and SiC MOSFET, and V_{GS} range in the I_D - V_{GS} sweep is 0~3 V, 0~3 V, and 0~6 V, respectively.

As shown in Fig. 4(b) and Fig. 4(d)-(f), the dynamic R_{ON} of vertical GaN JFETs under various V_{IN} , I_D and T_C conditions are found to be only induced by the elevated T_C with the normalized value being constant unity. In contrast, as shown in Fig. 4(c), the dynamic R_{ON} of GaN SP-HEMT is 20~60% higher than its static value, and the dependence on V_{IN} is similar to prior report [5], [25]. The results show 650-V and 1200-V GaN JFETs are both dynamic R_{ON} free.

IV. STATIC STRESS TEST

Static-stress testing is employed to investigate the impact of the longer-term off-state V_{GS} and V_{DS} stresses on the stability of R_{ON} and V_{TH} , which is relevant to applications where the device is primarily in the off-state. The test is performed on a Keysight B1505 Power Device Analyzer, and the test scheme is shown in Fig. 5. The static stresses are applied intermittently with the stress time exponentially increased from 2 s to 2000 s. The output and transfer characteristics are swept between two stresses to extract R_{ON} and V_{TH} . Such a sweep of two characteristics takes about 10 s, so the measured parametric shifts reflect those that cannot recover within a few seconds (i.e., the longer-term dynamic parametric shift as compared to the

dynamic R_{ON} extracted in Section III). In this work, two types of stress are applied: a) $V_{GS} = -10$ V and $V_{DS} = 0$ V, and b) $V_{DS} = 400/800$ V for 650/1200 V rated devices and $V_{GS} = 0$ V.

Fig. 6 shows the extracted R_{ON} and V_{TH} evolution under the V_{GS} and V_{DS} stress test for 650-V GaN SP-HEMT, 1200-V vertical GaN JFET, and 1200-V SiC MOSFET, all measured at both 25 $^{\circ}$ C and 150 $^{\circ}$ C. The GaN JFET shows a 0.05% max V_{TH} shift and 1.38% max R_{ON} shift. The SiC MOSFET shows only small V_{TH} shift <5% under V_{GS} stress, which can be possibly explained by oxide trapping [31]. In contrast, the V_{TH} and R_{ON} of GaN SP-HEMT show up to 20% and 10% shifts under the negative V_{GS} stress, respectively, which can be explained by the electron trapping in the p-GaN/AlGaIn/GaN gate stack [32]. Under the high V_{DS} stress, bidirectional V_{TH} and R_{ON} shifts are observed in GaN SP-HEMT at 25 $^{\circ}$ C and 150 $^{\circ}$ C, which can be explained by the concurrence and competition of a) the hole deficiency in the p-GaN gate [33] and b) the impact ionization in the GaN channel and the followed hole removal through the p-GaN gate [34]–[36].

V. DISCUSSION ON PHYSICAL MECHANISM

The results presented in prior sections show the superior dynamic R_{ON} and V_{TH} stability performance of the vertical GaN JFET when compared to the lateral GaN SP-HEMT. Before discussing the relevant physical mechanisms, we would like to clarify that the performance of the GaN SP-HEMT tested in this work may not be representative of all types of GaN HEMTs. In the next paragraph, we provide a brief overview of the recent reports on dynamic R_{ON} and V_{TH} stability performance of various types of commercial GaN HEMTs. However, it should be noted that, the focus of this work is not comparing different GaN HEMTs; the brief overview is only to provide relevant context for readers in the broader field.

Other than the SP-HEMT architecture, hybrid-drain gate-injection-transistor (HD-GIT) and cascode GaN HEMT [5] architectures are also used for commercial 600/650V-rated GaN HEMTs. For GaN SP-HEMTs, consistent with our results, a 30~70% dynamic R_{ON} increase at various V_{IN} is also reported in other steady-state circuit measurements [24], [25], [37]. For




Fig. 6. Percentage of V_{TH} and R_{ON} shift (ΔV_{TH} and ΔR_{ON}) with respect to the static values as a function of the stress time for 650-V GaN SP-HEMT, 1200-V GaN JFET, and 1200-V SiC MOSFET, at 25 and 150 °C. The dashed lines and circular symbols refer to the shifts under the V_{GS} stress and V_{DS} stress, respectively.




Fig. 7. Simulated electric field contour in (a) 1200 V-rated vertical GaN JFET biased at 800 V and (b) 650 V-rated lateral GaN SP-HEMT biased at 400 V. The structure of GaN HEMT is based on the cross-sectional microscopic image reported in [46], and this GaN HEMT has a breakdown voltage over 1000 V.

GaN HD-GITs, some works reported a smaller dynamic R_{ON} increase under certain circuit operation conditions [37], [38]. For example, a minimal dynamic R_{ON} increase is reported in [38] under soft switching. For cascode GaN HEMTs, a 15-30% dynamic R_{ON} increase is reported in [39] using a single-pulse DPT, while there seems to still lack a report of the steady-state circuit measurement. On the other hand, it is widely reported that the GIT exhibits a superior V_{TH} stability over SP-HEMT under various DC and dynamic stresses [35], [40]–[42] due to the more efficient carrier supply or extraction in the Ohmic-type gate [33], [35].

Despite the variation of GaN HEMTs and their reliability performance, a generic comparison of the electrostatics inside a lateral GaN HEMT and a vertical GaN JFET is helpful to understand the physics behind the absence of dynamic R_{ON} and V_{TH} shift in the vertical JFET. For this, we simulate the electric field contour inside a vertical GaN JFET and a lateral GaN SP-HEMT in Silvaco Atlas based on the physical models similar to [43]–[45]. The structure of GaN SP-HEMT is based on the microscopic images of a commercial device reported in [46].

Fig. 7 shows the simulated electric field (E-field) contour in the two devices at high V_{DS} . In the GaN SP-HEMT, the peak E-field is near the device surface in the active region. The carrier channel is 20–30 nm away from the device surface, easily inducing trapping at the device surface or in the heterostructure [6], [47]. In the GaN JFET, the peak E-field is at the edge

termination (implantation-based, similar to [21], [48]); the high E-field in the active region is embedded at the p-n junction, which is far from ($\sim 1 \mu\text{m}$) the device surface. In addition, due to the lower defect density in GaN epi layers grown on GaN substrate compared to those grown on Si [49], both surface and buffer trapping are largely suppressed. Finally, the native p-n junction gate in JFET has no band discontinuities, enabling the more efficient carrier supply or extraction as compared to the p-GaN/AlGaN/GaN hetero-gate in the HEMTs (particularly with the Schottky contact to p-GaN in SP-HEMT [41]).

VI. SUMMARY

This work presents the first experimental characterization of dynamic R_{ON} and V_{TH} stability in vertical GaN transistors. The dynamic R_{ON} is measured in-situ in a steady-state switching circuit, and the R_{ON} and V_{TH} stability are measured under the prolonged V_{GS} and V_{DS} stresses. Both 650 and 1200 V vertical GaN JFETs show negligible parametric shifts in these tests, revealing significantly superior stability as compared to some GaN HEMTs. These results show the great potential of vertical GaN devices for power electronics applications.

ACKNOWLEDGEMENT

The authors at Virginia Tech thank the collaboration with Silvaco Inc. for device simulation.

REFERENCES

- [1] K. J. Chen, O. Häberlen, A. Lidow, C. Lin Tsai, T. Ueda, Y. Uemoto, and Y. Wu, "GaN-on-Si Power Technology: Devices and Applications," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 779–795, Mar. 2017, doi: 10.1109/TED.2017.2657579.
- [2] Y. Zhang, F. Udrea, and H. Wang, "Multidimensional device architectures for efficient power electronics," *Nat. Electron.*, vol. 5, no. 11, Art. no. 11, Nov. 2022, doi: 10.1038/s41928-022-00860-5.
- [3] K. Hoo Teo, Y. Zhang, N. Chowdhury, S. Rakheja, R. Ma, Q. Xie, E. Yagyu, K. Yamanaka, K. Li, and T. Palacios, "Emerging GaN technologies for power, RF, digital, and quantum computing applications: Recent advances and prospects," *J. Appl. Phys.*, vol. 130, no. 16, p. 160902, Oct. 2021, doi: 10.1063/5.0061555.
- [4] S. Yang, S. Han, K. Sheng, and K. J. Chen, "Dynamic On-Resistance in GaN Power Devices: Mechanisms, Characterizations, and Modeling," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 3, pp. 1425–1439, Sep. 2019, doi: 10.1109/JESTPE.2019.2925117.
- [5] J. P. Kozak, R. Zhang, M. Porter, Q. Song, J. Liu, B. Wang, R. Wang, W. Saito, and Y. Zhang, "Stability, Reliability, and Robustness of GaN

- Power Devices: A Review," *IEEE Trans. Power Electron.*, vol. 38, no. 7, pp. 8442–8471, Jul. 2023, doi: 10.1109/TPEL.2023.3266365.
- [6] R. Zhang, R. Garcia, R. Strittmatter, Y. Zhang, and S. Zhang, "In-situ RDS(on) Characterization and Lifetime Projection of GaN HEMTs Under Repetitive Overvoltage Switching," *IEEE Trans. Power Electron.*, vol. 38, no. 9, pp. 10589–10594, Sep. 2023, doi: 10.1109/TPEL.2023.3290117.
- [7] M. Meneghini, C. De Santi, I. Abid, M. Buffolo, M. Cioni, R. A. Khadar, L. Nela, N. Zagni, A. Chini, F. Medjdoub, G. Meneghesso, G. Verzellesi, E. Zanoni, and E. Matioli, "GaN-based power devices: Physics, reliability, and perspectives," *J. Appl. Phys.*, vol. 130, no. 18, p. 181101, Nov. 2021, doi: 10.1063/5.0061354.
- [8] S. Chowdhury and U. K. Mishra, "Lateral and Vertical Transistors Using the AlGaIn/GaN Heterostructure," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3060–3066, Oct. 2013, doi: 10.1109/TED.2013.2277893.
- [9] Y. Zhang and T. Palacios, "(Ultra)Wide-Bandgap Vertical Power FinFETs," *IEEE Trans. Electron Devices*, vol. 67, no. 10, pp. 3960–3971, Oct. 2020, doi: 10.1109/TED.2020.3002880.
- [10] Y. Zhang, A. Zubair, Z. Liu, M. Xiao, J. A. Perozek, Y. Ma, and T. Palacios, "GaN FinFETs and trigate devices for power and RF applications: review and perspective," *Semicond. Sci. Technol.*, vol. 36, no. 5, p. 054001, Mar. 2021, doi: 10.1088/1361-6641/abde17.
- [11] H. Nie, Q. Diduck, B. Alvarez, A. P. Edwards, B. M. Kayes, M. Zhang, G. Ye, T. Prunty, D. Bour, and I. C. Kizilyalli, "1.5-kV and 2.2-m Ω -cm² Vertical GaN Transistors on Bulk-GaN Substrates," *IEEE Electron Device Lett.*, vol. 35, no. 9, pp. 939–941, Sep. 2014, doi: 10.1109/LED.2014.2339197.
- [12] D. Shibata, R. Kajitani, M. Ogawa, K. Tanaka, S. Tamura, T. Hatsuda, M. Ishida, and T. Ueda, "1.7 kV/1.0 m Ω cm² normally-off vertical GaN transistor on GaN substrate with regrown p-GaN/AlGaIn/GaN semipolar gate structure," in *2016 IEEE International Electron Devices Meeting (IEDM)*, Dec. 2016, p. 10.1.1-10.1.4, doi: 10.1109/IEDM.2016.7838385.
- [13] T. Oka, "Recent development of vertical GaN power devices," *Jpn. J. Appl. Phys.*, vol. 58, no. SB, p. SB0805, Apr. 2019, doi: 10.7567/1347-4065/ab02e7.
- [14] J. Liu, M. Xiao, Y. Zhang, S. Pidaparathi, H. Cui, A. Edwards, L. Baubutr, W. Meier, C. Coles, and C. Drowley, "1.2 kV Vertical GaN Fin JFETs with Robust Avalanche and Fast Switching Capabilities," in *2020 IEEE International Electron Devices Meeting (IEDM)*, Dec. 2020, p. 23.2.1-23.2.4, doi: 10.1109/IEDM13553.2020.9372048.
- [15] J. Liu, M. Xiao, R. Zhang, S. Pidaparathi, H. Cui, A. Edwards, M. Craven, L. Baubutr, C. Drowley, and Y. Zhang, "1.2-kV Vertical GaN Fin-JFETs: High-Temperature Characteristics and Avalanche Capability," *IEEE Trans. Electron Devices*, vol. 68, no. 4, pp. 2025–2032, Apr. 2021, doi: 10.1109/TED.2021.3059192.
- [16] J. Liu, R. Zhang, M. Xiao, S. Pidaparathi, H. Cui, A. Edwards, C. Drowley, and Y. Zhang, "Tuning Avalanche Path in Vertical GaN JFETs By Gate Driver Design," *IEEE Trans. Power Electron.*, vol. 37, no. 5, pp. 5433–5443, May 2022, doi: 10.1109/TPEL.2021.3132906.
- [17] R. Zhang, J. Liu, Q. Li, S. Pidaparathi, A. Edwards, C. Drowley, and Y. Zhang, "Robust Through-Fin Avalanche in Vertical GaN Fin-JFET With Soft Failure Mode," *IEEE Electron Device Lett.*, vol. 43, no. 3, pp. 366–369, Mar. 2022, doi: 10.1109/LED.2022.3144698.
- [18] R. Zhang, J. Liu, Q. Li, S. Pidaparathi, A. Edwards, C. Drowley, and Y. Zhang, "Breakthrough Short Circuit Robustness Demonstrated in Vertical GaN Fin JFET," *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 6253–6258, Jun. 2022, doi: 10.1109/TPEL.2021.3138451.
- [19] S. Han, S. Yang, R. Li, X. Wu, and K. Sheng, "Current-Collapse-Free and Fast Reverse Recovery Performance in Vertical GaN-on-GaN Schottky Barrier Diode," *IEEE Trans. Power Electron.*, vol. 34, no. 6, pp. 5012–5018, Jun. 2019, doi: 10.1109/TPEL.2018.2876444.
- [20] M. Ruzzarin, M. Meneghini, D. Bisi, M. Sun, T. Palacios, G. Meneghesso, and E. Zanoni, "Instability of Dynamic- R_{ON} and Threshold Voltage in GaN-on-GaN Vertical Field-Effect Transistors," *IEEE Trans. Electron Devices*, vol. 64, no. 8, pp. 3126–3131, Aug. 2017, doi: 10.1109/TED.2017.2716982.
- [21] J. Liu, R. Zhang, M. Xiao, S. Pidaparathi, H. Cui, A. Edwards, L. Baubutr, C. Drowley, and Y. Zhang, "Surge Current and Avalanche Ruggedness of 1.2-kV Vertical GaN p-n Diodes," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 10959–10964, Oct. 2021, doi: 10.1109/TPEL.2021.3067019.
- [22] A. Minetto, B. Deutschmann, N. Modolo, A. Nardo, M. Meneghini, E. Zanoni, L. Sayadi, G. Precht, S. Sicre, and O. Häberlen, "Hot-Electron Effects in AlGaIn/GaN HEMTs Under Semi-ON DC Stress," *IEEE Trans. Electron Devices*, vol. 67, no. 11, pp. 4602–4605, Nov. 2020, doi: 10.1109/TED.2020.3025983.
- [23] R. R. Chaudhuri, V. Joshi, S. D. Gupta, and M. Shrivastava, "On the Channel Hot-Electron's Interaction With C-Doped GaN Buffer and Resultant Gate Degradation in AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 68, no. 10, pp. 4869–4876, Oct. 2021, doi: 10.1109/TED.2021.3102469.
- [24] G. Zulauf, M. Guacci, and J. W. Kolar, "Dynamic on-Resistance in GaN-on-Si HEMTs: Origins, Dependencies, and Future Characterization Frameworks," *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 5581–5588, Jun. 2020, doi: 10.1109/TPEL.2019.2955656.
- [25] H. Zhu and E. Matioli, "Accurate Measurement of Dynamic ON-Resistance in GaN Transistors at Steady-State," *IEEE Trans. Power Electron.*, vol. 38, no. 7, pp. 8045–8050, Jul. 2023, doi: 10.1109/TPEL.2023.3268890.
- [26] B. Wang, R. Zhang, H. Wang, Q. He, Q. Song, Q. Li, F. Udrea, and Y. Zhang, "Dynamic Gate Breakdown of p-Gate GaN HEMTs in Inductive Power Switching," *IEEE Electron Device Lett.*, vol. 44, no. 2, pp. 217–220, Feb. 2023, doi: 10.1109/LED.2022.3227091.
- [27] M. Treu, R. Rupp, P. Blaschitz, K. Ruschenschmidt, T. Sekinger, P. Friedrichs, R. Elpelt, and D. Peters, "Strategic Considerations for Unipolar SiC Switch Options: JFET vs. MOSFET," in *2007 IEEE Industry Applications Annual Meeting*, Sep. 2007, pp. 324–330, doi: 10.1109/07IAS.2007.10.
- [28] R. Zhang, Q. Yang, Q. Li, Y. Zhang, V. Padilla, T. Pastore, W. Meier, S. Pidaparathi, and C. Drowley, "Switching Performance Evaluation of 650 V Vertical GaN Fin JFET," in *2023 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Mar. 2023, pp. 2515–2519, doi: 10.1109/APEC43580.2023.10131473.
- [29] P. J. Martínez, P. F. Miaja, E. Maset, and J. Rodríguez, "A Test Circuit for GaN HEMTs Dynamic RON Characterization in Power Electronics Applications," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 3, pp. 1456–1464, Sep. 2019, doi: 10.1109/JESTPE.2019.2912130.
- [30] M. C. J. Weiser, J. Hückelheim, and I. Kallfass, "A Novel Approach for the Modeling of the Dynamic ON-State Resistance of GaN-HEMTs," *IEEE Trans. Electron Devices*, vol. 68, no. 9, pp. 4302–4309, Sep. 2021, doi: 10.1109/TED.2021.3098498.
- [31] R. Green, A. Lelis, and D. Habersat, "Threshold-voltage bias-temperature instability in commercially-available SiC MOSFETs," *Jpn. J. Appl. Phys.*, vol. 55, no. 4S, p. 04EA03, Mar. 2016, doi: 10.7567/JJAP.55.04EA03.
- [32] T. Oeder and M. Pfost, "Gate-Induced Threshold Voltage Instabilities in p-Gate GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 68, no. 9, pp. 4322–4328, Sep. 2021, doi: 10.1109/TED.2021.3098254.
- [33] J. Wei, R. Xie, H. Xu, H. Wang, Y. Wang, M. Hua, K. Zhong, G. Tang, J. He, M. Zhang, and K. J. Chen, "Charge Storage Mechanism of Drain Induced Dynamic Threshold Voltage Shift in Sp⁺-GaN Gate HEMTs," *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 526–529, Apr. 2019, doi: 10.1109/LED.2019.2900154.
- [34] Z. Jiang, M. Hua, X. Huang, L. Li, C. Wang, J. Chen, and K. J. Chen, "Negative Gate Bias Induced Dynamic ON-Resistance Degradation in Schottky-Type p-GaN Gate HEMTs," *IEEE Trans. Power Electron.*, vol. 37, no. 5, pp. 6018–6025, May 2022, doi: 10.1109/TPEL.2021.3130767.
- [35] J. P. Kozak, Q. Song, R. Zhang, Y. Ma, J. Liu, Q. Li, W. Saito, and Y. Zhang, "Degradation and Recovery of GaN HEMTs in Overvoltage Hard Switching Near Breakdown Voltage," *IEEE Trans. Power Electron.*, vol. 38, no. 1, pp. 435–446, Jan. 2023, doi: 10.1109/TPEL.2022.3198838.
- [36] R. Zhang and Y. Zhang, "Power device breakdown mechanism and characterization: review and perspective," *Jpn. J. Appl. Phys.*, vol. 62, no. SC, p. SC0806, Feb. 2023, doi: 10.35848/1347-4065/acb365.
- [37] R. Li, X. Wu, S. Yang, and K. Sheng, "Dynamic on-State Resistance Test and Evaluation of GaN Power Devices Under Hard- and Soft-Switching Conditions by Double and Multiple Pulses," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1044–1053, Feb. 2019, doi: 10.1109/TPEL.2018.2844302.
- [38] X. Geng, C. Kuring, M. Tannhäuser, and S. Dieckerhoff, "Experimental Evaluation and Analysis of Dynamic On-Resistance in Hard- and Soft-switching Operation of a GaN GIT," PCIM Europe 2020, 07-08 July, 2020, Germany.
- [39] T. Yao and R. Ayyanar, "A Multifunctional Double Pulse Tester for Cascode GaN Devices," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 9023–9031, Nov. 2017, doi: 10.1109/TIE.2017.2694381.

- [40] J. O. Gonzalez, B. Etoz, and O. Alatisé, "Characterizing Threshold Voltage Shifts and Recovery in Schottky Gate and Ohmic Gate GaN HEMTs," in *2020 IEEE Energy Conversion Congress and Exposition (ECCE)*, Oct. 2020, pp. 217–224. doi: 10.1109/ECCE44975.2020.9235650.
- [41] L. Sayadi, G. Iannaccone, S. Sicre, O. Häberlen, and G. Curatola, "Threshold Voltage Instability in p-GaN Gate AlGaIn/GaN HFETs," *IEEE Trans. Electron Devices*, vol. 65, no. 6, pp. 2454–2460, Jun. 2018, doi: 10.1109/TED.2018.2828702.
- [42] R. Zhang, Q. Song, Q. Li, and Y. Zhang, "Overvoltage Robustness of p-Gate GaN HEMTs in High Frequency Switching up to Megahertz," *IEEE Trans. Power Electron.*, vol. 38, no. 5, pp. 6063–6072, May 2023, doi: 10.1109/TPEL.2023.3237985.
- [43] Y. Zhang, M. Sun, Z. Liu, D. Piedra, H.-S. Lee, F. Gao, T. Fujishima, and T. Palacios, "Electrothermal Simulation and Thermal Performance Study of GaN Vertical and Lateral Power Transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 7, pp. 2224–2230, Jul. 2013, doi: 10.1109/TED.2013.2261072.
- [44] M. Xiao, X. Gao, T. Palacios, and Y. Zhang, "Leakage and breakdown mechanisms of GaN vertical power FinFETs," *Appl. Phys. Lett.*, vol. 114, no. 16, p. 163503, Apr. 2019, doi: 10.1063/1.5092433.
- [45] M. Xiao, R. Zhang, D. Dong, H. Wang, and Y. Zhang, "Design and Simulation of GaN Superjunction Transistors With 2-DEG Channels and Fin Channels," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 3, pp. 1475–1484, Sep. 2019, doi: 10.1109/JESTPE.2019.2912978.
- [46] R. Zhang, J. P. Kozak, M. Xiao, J. Liu, and Y. Zhang, "Surge-Energy and Overvoltage Ruggedness of P-Gate GaN HEMTs," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13409–13419, Dec. 2020, doi: 10.1109/TPEL.2020.2993982.
- [47] Q. Song, R. Zhang, Q. Li, and Y. Zhang, "Output Capacitance Loss of GaN HEMTs in Steady-State Switching," *IEEE Trans. Power Electron.*, pp. 1–10, 2023, doi: 10.1109/TPEL.2023.3279308.
- [48] M. Xiao, Y. Wang, R. Zhang, Q. Song, M. Porter, E. Carlson, K. Cheng, K. Ngo, and Y. Zhang, "Robust Avalanche in 1.7 kV Vertical GaN Diodes With a Single-Implant Bevel Edge Termination," *IEEE Electron Device Lett.*, vol. 44, no. 10, pp. 1616–1619, Oct. 2023, doi: 10.1109/LED.2023.3302312.
- [49] Y. Zhang, A. Dadgar, and T. Palacios, "Gallium nitride vertical power devices on foreign substrates: a review and outlook," *J. Phys. Appl. Phys.*, vol. 51, no. 27, p. 273001, 2018, doi: 10.1088/1361-6463/aac8aa.