Resistance Drift in Melt-Quenched Ge₂Sb₂Te₅ Phase Change Memory Line Cells at Cryogenic Temperatures

A B M Hasan Talukder^z, Md Tashfiq Bin Kashem, Raihan Khan, Faruk Dirisaglik, Ali Gokirmak, and Helena Silva

Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT 06269, USA

^zE-mail: talukder@uconn.edu

Abstract

We characterized resistance drift in phase change memory devices in the 80 K to 300 K temperature range by performing measurements on 20 nm thick, ~70 – 100 nm wide lateral Ge₂Sb₂Te₅ (GST) line cells. The cells were amorphized using 1.5 – 2.5 V pulses with ~50 – 100 ns duration leading to ~0.4 – 1.1 mA peak reset currents resulting in amorphized lengths between ~50 and 700 nm. Resistance drift coefficients in the amorphized cells are calculated using constant voltage measurements starting as fast as within a second after amorphization and for 1 hour duration. Drift coefficients range between ~0.02 and 0.1 with significant device-to-device variability and variations during the measurement period. At lower temperatures (higher resistance states) some devices show a complex dynamic behavior, with the resistance repeatedly increasing and decreasing significantly over periods in the order of seconds. These results point to charge trapping and de-trapping events as the cause of resistance drift.

Introduction

Electronic phase change memory (PCM) can potentially bridge the gap in density and speed between dynamic random-access memory (DRAM) and flash storage [1-4]. PCM offers fast read/write times ($\sim 10 - 100$ ns), high endurance ($\sim 10^{12}$), and long data retention (10 years at 210°C) [5-7]. This high-density 1S1R (1 switch, 1 resistor) technology is based on a chalcogenide material that forms the active region of the cell and switches between the highly conductive crystalline phase and highly resistive amorphous phase with two to four orders of magnitude resistivity contrast [8,9] which is attributed to the structural order, bonding length and angle and carrier concentration difference between the phases [4,10,11]. Ge₂Sb₂Te₅ (GST) has been the most studied alloy [12] for PCM because of its fast crystallization speed, relatively lower melting point (~858K [13]), high resistivity contrast between amorphous and crystalline phases [14], high thermodynamic stability [15], and high endurance (up to $\sim 10^{12}$ cycles) [7,16]. Even though the cell operation is rather complicated compared to conventional electronic devices that remain close to room temperature, and the behavior of the materials is not fully understood yet, PCM is proven to be a reliable non-volatile memory technology that can be integrated with CMOS at the back-end-of-the line [17]. However, resistance drift in the amorphous state, generally attributed to structural relaxation of the material [18–25] but more recently to charge relaxation [26–29], remains a significant challenge for implementation of multi-level cell (MLC) operation. Once amorphized, the resistance of the material increases over time approximately following a power law behavior [30–34]:

$$R = R_0 \left(\frac{t}{t_0}\right)^{\nu} \tag{1}$$

where R and R_0 are the cell resistances at time t and t_0 and v is the drift coefficient.

In this work, we perform detailed I-V measurements and resistance drift monitoring of melt-quenched amorphous cells of similar dimensions to help unveil the mechanisms underlying resistance drift.

Device Structure and Experimental Setup

We performed our measurements on two terminal GST line cells (Fig. 1a) with 250 nm thick bottom metal contacts (W with TiN liner) on 600 nm thermally grown SiO₂. A 20 nm thick layer of GST was deposited over the metal contacts by co-sputtering from elemental targets at room temperature resulting in as-deposited amorphous phase. The line cells are patterned using photolithography and reactive ion etching (RIE), and are capped with 15 nm SiO₂ deposited by plasma enhanced chemical vapor deposition (PECVD) to prevent any




Figure 1. (a) Scanning electron microscopy (SEM) image of an example GST line cell with Tungsten (W) bottom contacts. The equivalent circuit schematic of the measurement setup consisting of a 2-channel relay between a function generator-oscilloscope connection and a semiconductor parameter analyser to carry on the measurements using a cryogenic probe station (Janis ST-500-UHT). The oscilloscope channel 1, with 50 Ω termination ($R_{Ch1} = 50 \Omega$), captures the applied pulse while channel 2 is used to capture the resulting current pulse from V_B . (b) Characterization of the setup parasitic equivalent capacitance, C_{eq} , with $R_{Ch2} = 1 M\Omega$ with a pulse of sufficiently long duration to let C_{eq} charge and discharge completely. R_{Ch2} is replaced with a 50 Ω termination for device characterization. (c) The use of the 2-channel relay (Agilent 16440A) enables low leakage measurements within a second from amorphization (a few measurements were delayed due to failure of the automatic switching).

oxidation and/or evaporation during operation. Details of the device fabrication are available in Refs. [35,36]. Two sets of line cells are used in this work: a set of narrower devices with design dimension of W \times L \approx 72 - 86 nm \times 246 - 352 nm and a set of wider devices with design dimension of W \times L \approx 100 nm \times 320 - 340 nm. The cells are annealed at 675 K for \sim 20 minutes to crystallize GST to their hexagonal close pack (hcp) phases.

The electrical characterization setup (Fig. 1a) is controlled through a computer (LabVIEW interface) and includes a 2-channel relay (Agilent 16440A) that automatically connects the PCM cell to a parameter analyzer (Agilent 4156C) or an arbitrary waveform generator (Tektronix AFG 3102) and a digital oscilloscope (Tektronix DPO 4104). The parameter analyzer is used for I-V characterization and to monitor the resistance drift after amorphization, while the arbitrary waveform generator and the oscilloscope are used to apply the amorphization pulses and to perform the measurements during pulsing. The 2-channel relay is controlled through an Arduino I/O interface and enables fast switching (< 1 s) and low-leakage (< 10 fA) measurements. With this setup, it is possible to monitor the behavior of the device amorphized to very high resistance levels, within a second of amorphization. Our earlier high sensitivity setup required manually disconnecting the coaxial cables which delayed the measurements by ~100 s [27].

To determine the parasitic capacitance in the setup due to coaxial and triaxial cabling, connectors, and switches, C_{eq} , we terminated the second channel of the oscilloscope at 1 M Ω and measured the time constants associated with the rise and fall of V_B with an applied pulse (V_A) of ~1000 μ s duration and 0.3 V amplitude (Fig. 1b). The time constants obtained from the exponential fits to the rising edge and falling edge of V_B yield an equivalent capacitance of $C_{eq} \approx 275 \pm 1$ pF. Hence, the system rise/fall-time with the 50 Ω termination that is used for the cells' characterization is ~14 ns. The total current through the cell during pulsing is calculated (assuming the simplified circuit shown in Fig. 1a) as $I_{cell} = I_C + I_R = C_{eq}(dV_B/dt) + (V_B/50 \Omega)$.

After characterizing the measurement setup, we measure the I-V characteristics of GST line cells prior to amorphization, after being annealed at 675 K for ~20 minutes, with a low-voltage dc sweep, typically from -0.3 to 0.3 V, to confirm the low-resistance state (expected *hcp* phase). An amorphization pulse of suitable duration and amplitude (depending on device dimensions) is then applied and the resulting waveforms are recorded. In some devices amorphization is confirmed with a subsequent low-voltage dc sweep, followed by higher voltage sweeps for transport characterization. In others, current through the device for a constant read voltage continues to be recorded to monitor the resistance drift for one hour.

Results and Discussion

The initial resistance level in the crystalline phase of the GST cells under test, extracted from the I-V characteristics measured at room temperature, ranges from \sim 1.2 k Ω to 8.8 k Ω . With the application of a suitable amorphization pulse, the resistance increases to \sim 28 – 400 M Ω . Figure 2 shows how the current in amorphous phase ($I_{amorphous}$) compares with the current in crystalline phase ($I_{crystalline}$), showing amorphous-to-crystalline resistance contrast of \sim 10⁴ – 10⁶. The choice of amorphization pulse amplitude and duration depends on the cell dimension.




Figure 2. Current in the crystalline and amorphous phases measured from the low-voltage I-V characteristics before and after applying the amorphization pulse shown for an example narrow device with design width of 72 nm and design length of 352 nm (a)-(b), and for an example wider device with design W × L \approx 100 nm × 340 nm (c)-(d). For the narrow device, \sim 1.5 V amorphization pulse results in \sim 0.4 mA peak current through the device and a resistance contrast of \sim 10⁴, whereas a larger amplitude (\sim 2.5 V) pulse results in \sim 1 mA peak current and a resistance contrast of \sim 10⁵ for the wider device. The currents through the equivalent capacitance and through the 50 Ω oscilloscope Channel 2 termination are calculated assuming the simplified circuit diagram shown in Fig. 1a.

For the set of narrower GST cells, we apply an amorphization pulse of ~1.5 V amplitude and ~100 ns pulse with ~100 ns rise time ($t_{\rm rise}$) and ~100 ns fall time ($t_{\rm fall}$) (Fig. 2a inset) whereas for the set of wider cells, the amorphization pulse is typically ~2.5 V and 100 ns with $t_{\rm rise} = t_{\rm fall} \approx 50$ ns (Fig. 2b inset). The narrow device starts melting at a current of ~0.3 mA at ~1.05 V while the wider device starts melting at a higher current of ~0.7 mA at ~1.55 V. The current averaged for the flat duration of the resulting current pulses is in the range of ~0.5 mA for the narrow devices and ~1 mA for the wider devices. Higher amplitude pulses typically result in breaking of the narrower cells. On the other hand, lower amplitude pulses typically fail to amorphize the wider cells.

To extract the amorphized length ($L_{\rm amorphized}$) we use our previously measured metastable room-temperature resistivity value of ~100 Ω .cm [36] and the cell amorphous resistance level, together with the design width of the devices (confirmed to be very close to the physical width by SEM). The amorphized length increases approximately linearly with $I_{\rm cell,peak}$ during the melt-quench and for higher currents it approaches the length of the narrow section of the GST lines (L, as shown in Fig. 3b inset). For even higher currents, the amorphized length extends into the wider GST pads and approaches the metal-to-metal distance (L_m).

Table I. Amorphized length ($L_{\text{amorphized}}$) and low-field to high-field transition voltage and field.

W	L	I _{cell,peak} (mA)	Ramorphous	$L_{ m amorphized}$	V _{tr} (V)	E _{tr} (MV/m)
(nm)	(nm)		$(M\Omega)$	(nm)		
72	352	0.36 ± 0.01	65.9 ± 0.6	95 ± 1	2.0	21.1 ± 0.2
76	246	0.42 ± 0.01	145.4 ± 0.7	221 ± 1	2.3	10.4 ± 0.05
76	256	0.45 ± 0.01	399.9 ± 2.3	608 ± 3	3.8	6.3 ± 0.04
86	246	0.57 ± 0.01	73.3 ± 0.4	126 ± 1	2.3	18.2 ± 0.09
86	256	0.50 ± 0.01	28.3 ± 1.3	49 ± 2	*	*
86	276	0.62 ± 0.01	120.5 ± 1.4	207 ± 2	4.2	20.3 ± 0.23
100	320	1.14 ± 0.02	301.9 ± 3.2	604 ± 6	14.8	24.5 ± 0.26
100	330	1.17 ± 0.02	353.5 ± 2.8	707 ± 6	13.7	19.4 ± 0.15
100	340	1.13 ± 0.02	313.2 ± 2.8	626 ± 6	14.0	22.3 ± 0.20

 $V_{\rm tr}$ was not observed clearly for the device (*).

The estimated amorphized length is important to characterize and better understand resistance drift and any dependences on device size. High-field I-V sweeps on amorphized cells show different transport regimes as observed before [37], having low- and high-field regimes (Fig. 3a), attributed to different dominant conduction mechanisms [38]. We observe two distinct exponential responses in the I-V characteristics: low-field response and high-field response. The low-field response can be modeled by 2D thermally activated hopping transport




Figure 3. (a) I-V characteristics from the voltage sweeps high enough to result in a transition from a low-field response to a high-field response. For the set of narrow devices, the transition happens at lower voltages (also shown in the inset) at $V_{\rm tr} \leq 4.2$ V compared to a significantly higher transition voltage ($V_{\rm tr} \geq 12.5$ V) for the wider devices. (b) The transition voltages show an approximately linear relationship to the amorphized length of the GST cells. The linear fit of $V_{\rm tr}$ vs. $L_{\rm amorphized}$ including all data points gives a transition field of ~19 MV/m with R^2 of ~0.63. Excluding the outlier point data point (\odot) results in a comparable transition field of ~23 MV/m with R^2 of ~0.94. A higher $I_{\rm cell,peak}$ during melt-quenching results in higher amorphized length reaching up to metal-to-metal length as shown in the top inset. A higher $I_{\rm cell,peak}$ during melt-quenching results in higher amorphized length reaching up to metal-to-metal length as shown in the top inset.

model described in Ref [37] and the high-field response can be modeled as

$$I_{HF} = I_{0,H} (e^{\alpha(V-V_H)}-1), \qquad V \ge V_H$$
 (2)

where $I_{0,H}$ is the pre-factor for high-field response, α is coefficient that modulates the slope of the response, and V_H is the threshold voltage at which the high-field process starts to initiate. Below V_H , the high-field current I_{HF} approaches zero.

The observed low-to-high field transition voltages obtained from the intersecting point of the low- and high-field fits (Fig. 3a), when plotted against the amorphized lengths (Fig. 3b), show an approximate transition field of 19 MV/m, in line with previous reports of steeper field response at fields > 10 MV/m [38].

The dependence of resistance drift behavior on temperature was studied by drift measurements between 80 and 300 K, under low read field, for one hour, in 38 GST devices with W × L ≈ 66 - 88 nm × 220 - 388 nm (Fig. 4a). The drift coefficients are determined from linear fits of $\log(R/R_0)$ vs $\log(t/t_0)$ plots. The resistance drift however is not monotonous, and we observe significant variations over time, during the one-hour acquisition, including periods of decreasing resistance. To illustrate the significant variation in the short-term resistance drift observed in these measurements, point-by-point resistance drift coefficients are obtained using a time-moving window of 100 and 500 seconds (Fig. 4b).




Figure 4. (a) Resistance of example GST cells monitored under low field (100 mV) after amorphization by applying a suitable read voltage (depending on device dimensions) for one hour, at different temperatures (amorphization and drift monitoring at the given temperatures). Since the amorphous resistance is significantly higher at lower temperatures, higher read voltages are required (10 - 12 V for 80 K, 3 - 7.5 V for 90 - 125 K, 0.5 - 1 V for 150 - 175 K). The use of the 2-channel relay (Agilent 16440A) enables low leakage measurements within a second from amorphization (a few measurements were delayed due to failure of the automatic switching). (b) The drift coefficient is obtained from linear fits of $\log(R)$ vs $\log(t)$ and varies depending on the fitting window chosen. Moving fit window of 100 points and 500 points out of 3600 points (1 hr drift measurements) show this variation for a cell amorphized and monitored at 300 K.




Figure 5. (a) Resistance drift coefficient of melt-quenched amorphous phase from this work and others [21,27,39–42]. Some of the reported drift measurements were performed at the annealing temperature ($T_R = T_A$) while others at room temperature ($T_R = RT$). The results from this work are from 38 devices (shown in light blue spheres ○) with W × L ≈ 66 − 88 nm × 220 − 388 nm, obtained from linear fits of $\log(R/R_0)$ vs $\log(t/t_0)$ for the first 600 points after amorphization and show relatively smaller drift coefficients compared to our previously reported values from 48 devices with width (W) × length (L) ≈ 122 − 142 nm × 360 − 500 nm obtained from linear fits of $\log(R/R_0)$ vs $\log(t/t_0)$ for the first 10,000 s after amorphization [27]. (b) Linear fit of $\log(v)$ vs 1/kT shows an approximate slope of ~0.56 meV determined from the first 600 points for this work, compared to ~0.76 meV for our previous work (Ref [27]) showing a zero-drift temperature of ~59 K. The error bars correspond to the standard deviation calculated from the measurements on different devices at each temperature.

For comparison purposes, the resistance drift coefficient versus temperature in Fig. 5 are obtained from linear fits of $\log(R/R_0)$ vs $\log(t/t_0)$ for the first 600 points (first 600 s after amorphization for most of the devices) and are in general agreement to our previous longer term drift measurements (shown in Fig. 5a, together with results from other groups). This 600-point fitting window was chosen based on the assumption that the earlier drift behavior is less dependent on any effects from the varying read fields. An approximately linear relationship is observed for the drift coefficient (v) versus 1/KT, with slightly lower drift coefficients and slope compared to our previous results as shown in Fig. 5b. This difference appears to be significant, despite the large error bars associated with both sets of measurements, and it is interesting to note that the earlier measurements were done on larger length and larger width devices (W × L ≈ 122 –142 nm × 360 – 500 nm), which may point to lower drift at smaller dimensions. Negligible drift has been shown in phase-change nanowires [43] and superlattice structures [44].

Conclusions

We presented detailed device-level electrical characterization of 20 nm thick melt-quenched $Ge_2Sb_2Te_5$ line cells of similar dimensions (W × L \approx 66 – 100 nm × 352 – 388 nm) between 80 K and 300 K. Room-temperature I-V measurements show a low-to-high field

transition at ~19 MV/m in agreement with previous reports. Resistance drift measurements show significant drift coefficients down to 80 K, with significant time dependency and device-to-device variations, including instances of negative drift coefficients. These results, together with those from our studies on the response of melt-quenched amorphous GST cells to photoexcitation [26,27], point to slow charge trapping and de-trapping events as a cause of resistance drift in these devices. A deeper understanding of resistance drift can be achieved using device structures that result in self-limited melt-quench amorphization with nearly constant amorphized volumes (likely smaller and more confined cells), in which decoupling of the expected mechanical, electronic, and thermal mechanisms involved can be attempted.

Acknowledgments

This work was partially supported by the US National Science Foundation through award NSF 1710468. F. Dirisaglik worked on device fabrication and electrical characterization. A. Talukder and R. Khan performed electrical measurements and data analysis. Md. Kashem worked on transport modeling and data analysis. A. Gokirmak and H. Silva worked on the design of experiments and analysis. A. Talukder, A. Gokirmak and H. Silva prepared the manuscript. The devices were fabricated at IBM Watson Research Center under a Joint Study Agreement.

References

- 1. M. Wuttig and N. Yamada, Nat Mater 6, 824 (2007).
- 2. S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y. C. Chen, R. M. Shelby, M. Salinga, D. Krebs, S. H. Chen, H. L. Lung, and C. H. Lam, IBM J Res Dev 52, 465 (2008).
- 3. S. W. Fong, C. M. Neumann, and H. S. P. Wong, IEEE Trans Electron Devices 64, 4374 (2017).
- 4. W. Zhang, R. Mazzarello, M. Wuttig, and E. Ma, Nat Rev Mater 4, (2019).
- 5. G. W. Burr, M. J. BrightSky, A. Sebastian, H.-Y. Cheng, J.-Y. Wu, S. Kim, N. E. Sosa, N. Papandreou, H.-L. Lung, H. Pozidis, E. Eleftheriou, and C. H. Lam, IEEE J Emerg Sel Top Circuits Syst 6, 146 (2016).
- 6. S. W. Fong, C. M. Neumann, and H.-S. P. Wong, IEEE Trans Electron Devices 64, 4374 (2017).
- 7. M. Le Gallo and A. Sebastian, J Phys D Appl Phys 53, (2020).
- 8. H. S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, in *Proceedings of the IEEE* (Institute of Electrical and Electronics Engineers Inc., 2010), pp. 2201–2227.
- 9. A. Faraclas, G. Bakan, L. Adnane, F. Dirisaglik, N. E. Williams, A. Gokirmak, and H. Silva, IEEE Trans Electron Devices **61**, (2014).
- 10. S. R. Ovshinsky, Phys Rev Lett 21, 1450 (1968).
- 11. T. Siegrist, P. Jost, H. Volker, M. Woda, P. Merkelbach, C. Schlockermann, and M. Wuttig, Nat Mater 10, (2011).
- 12. G. Wang, C. Li, D. Shi, Q. Nie, H. Wang, X. Shen, and Y. Lu, Sci Rep 7, 1 (2017).
- 13. K. Cil, F. Dirisaglik, L. Adnane, M. Wennberg, A. King, A. Faraclas, M. B. Akbulut, Y. Zhu, C. Lam, A. Gokirmak, and H. Silva, IEEE Trans Electron Devices **60**, 433 (2013).
- 14. M. Xu, Y. Q. Cheng, L. Wang, H. W. Sheng, Y. Meng, W. G. Yang, X. D. Han, and E. Ma, Proceedings of the National Academy of Sciences 109, 1055 (2012).
- 15. D. Ielmini, in *Phase Change Memory: Device Physics, Reliability and Applications*, edited by A. Redaelli (Springer, 2018), pp. 11–40.
- 16. G. W. Burr, M. J. BrightSky, A. Sebastian, H. Y. Cheng, J. Y. Wu, S. Kim, N. E. Sosa, N. Papandreou, H. L. Lung, H. Pozidis, E. Eleftheriou, and C. H. Lam, IEEE J Emerg Sel Top Circuits Syst 6, 146 (2016).

- 17. P. Zuliani, A. Conte, and P. Cappelletti, in *IEEE Symposium on VLSI Circuits, Digest of Technical Papers* (2019).
- 18. D. Ielmini, S. Lavizzari, D. Sharma, and A. L. Lacaita, Technical Digest International Electron Devices Meeting, IEDM 939 (2007).
- 19. D. Ielmini, D. Sharma, S. Lavizzari, and A. L. Lacaita, IEEE Trans Electron Devices 56, 1070 (2009).
- 20. W. WeŁnic, A. Pamungkas, R. Detemple, C. Steimer, S. Blügel, and M. Wuttig, Nature Materials 2006 5:1 5, 56 (2005).
- 21. A. Sebastian, D. Krebs, M. Le Gallo, H. Pozidis, and E. Eleftheriou, IEEE International Reliability Physics Symposium Proceedings **2015-May**, MY51 (2015).
- 22. B. Kersting, S. G. Sarwat, M. Le Gallo, K. Brew, S. Walfort, N. Saulnier, M. Salinga, and A. Sebastian, Adv Funct Mater 31, (2021).
- 23. J. Y. Cho, T. Y. Yang, Y. J. Park, and Y. C. Joo, Electrochemical and Solid-State Letters 15, (2012).
- 24. P. Noé, C. Sabbione, N. Castellani, G. Veux, G. Navarro, V. Sousa, F. Hippert, and F. D'Acapito, J Phys D Appl Phys 49, (2015).
- 25. S. Gabardi, S. Caravati, G. C. Sosso, J. Behler, and M. Bernasconi, Phys Rev B Condens Matter Mater Phys **92**, (2015).
- 26. A. Talukder, M. Kashem, M. Hafiz, R. Khan, F. Dirisaglik, H. Silva, and A. Gokirmak, ArXiv:2401.04913 (2024).
- 27. R. S. Khan, F. Dirisaglik, A. Gokirmak, and H. Silva, Appl Phys Lett 116, 253501 (2020).
- 28. K. Konstantinou, F. C. Mocanu, T. H. Lee, and S. R. Elliott, Nature Communications 2019 10:1 10, 1 (2019).
- 29. S. R. Elliott, J Phys D Appl Phys 53, 214002 (2020).
- 30. A. Pirovano, A. L. Lacaita, F. Pellizzer, S. A. Kostylev, A. Benvenuti, and R. Bez, IEEE Trans Electron Devices 51, 714 (2004).
- 31. J. Li, B. Luan, T. H. Hsu, Y. Zhu, G. Martyna, D. Newns, H. Y. Cheng, S. Raoux, H. L. Lung, and C. Lam, Technical Digest International Electron Devices Meeting, IEDM 12.5.1 (2011).
- 32. J. Im, E. Cho, D. Kim, H. Horii, J. Ihm, and S. Han, Current Applied Physics 11, (2011).
- 33. F. Zipoli, D. Krebs, and A. Curioni, Phys Rev B 93, 1 (2016).
- 34. J. Li, B. Luan, and C. Lam, IEEE International Reliability Physics Symposium Proceedings (2012).
- 35. F. Dirisaglik, High-Temperature Electrical Characterization of Ge₂Sb₂Te₅ Phase Change Memory Devices, Doctoral Dissertation, University of Connecticut, 2014.
- 36. F. Dirisaglik, G. Bakan, Z. Jurado, S. Muneer, M. Akbulut, J. Rarey, L. Sullivan, M. Wennberg, A. King, L. Zhang, R. Nowak, C. Lam, H. Silva, and A. Gokirmak, Nanoscale 7, 16625 (2015).
- 37. M. Kashem, R. Khan, A. Talukder, F. Dirisaglik, and A. Gokirmak, ArXiv: 2210.14035 (2022).
- 38. M. Nardone, M. Simon, I. V. Karpov, and V. G. Karpov, J Appl Phys 112, (2012).
- 39. D. Ielmini, D. Sharma, S. Lavizzari, and A. L. Lacaita, IEEE International Reliability Physics Symposium Proceedings 597 (2008).
- 40. M. Boniardi and D. Ielmini, Appl Phys Lett 98, 243506 (2011).
- 41. S. Kim, B. Lee, M. Asheghi, F. Hurkx, J. P. Reifenberg, K. E. Goodson, and H. S. P. Wong, IEEE Trans Electron Devices **58**, 584 (2011).
- 42. F. Dirisaglik, G. Bakan, Z. Jurado, S. Muneer, M. Akbulut, J. Rarey, L. Sullivan, M. Wennberg, A. King, L. Zhang, R. Nowak, C. Lam, H. Silva, and A. Gokirmak, Nanoscale 7, 16625 (2015).
- 43. R. Zhao, M. He, L. Wang, Z. Chen, X. Cheng, H. Tong, and X. Miao, Sci China Mater (2022).
- 44. X. Wu, A. I. Khan, P. Ramesh, C. Perez, K. Kim, Z. Lee, K. Saraswat, K. E. Goodson, H. S. Philip Wong, and E. Pop, IEEE Electron Device Letters 43, 1669 (2022).