

Evaluating the thermal performance of perovskite SrSnO₃ field effect transistors

Bivek Bista¹, Prafful Golani², Fengdeng Liu^{2,3}, Tristan Truttmann³, Georges Pavlidis^{1,4}, Andrea Centrone⁴, Bharat Jalan³, Steven Koester²

¹Department of Mechanical Engineering, University of Connecticut, Storrs, Connecticut 06269, USA

²Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, Minnesota 55455, USA

³Department of Chemical Engineering and Materials Science, University of Minnesota, Minneapolis, Minnesota, 55455 USA

⁴Physical Measurement Laboratory, National Institute of Standards and Technology, Gaithersburg, Maryland 20899, USA
georges.pavlidis@uconn.edu

Abstract— Given the ever increasing, global electricity consumption, improving the efficiency and reliability of high-power electronics is of paramount importance. Ultra-wide band gap (> 3.4 eV) semiconductors have shown the potential to be used in the next generation of power electronics due to their high breakdown field and mobility. Specifically, high-quality growth of doped strontium stannate perovskite-oxide (SSO) has been recently demonstrated. The thermal properties of this novel material, however, have not been fully investigated and could be the limiting factor (excessive junction temperatures) to maximize device performance. In this study, high resolution (≈ 410 nm) transient thermoreflectance imaging (TTI) is used to obtain temperature maps of SSO two-terminal devices with varying channel width ($10\ \mu\text{m}$ to $20\ \mu\text{m}$). The results show that the device thermal resistance increases by $\approx 21\%$ due to the increase in thermal spreading resistance with channel width. The observed trend is further confirmed via transient thermal analysis where the thermal time constant is shown to increase from $20.9\ \mu\text{s}$ to $29.9\ \mu\text{s}$. Overall, the active layer thicknesses and device geometry (length and width), must be carefully considered to improve device performance and lifetime.

Keywords—Thermoreflectance, Wide Bandgap Semiconductors, Perovskite, Thermal Characterization

I. INTRODUCTION

Sn-based perovskite-oxides have been recently identified as ultra-wide band gap semiconductors that could be used for high power electronics and deep ultraviolet (DUV) optoelectronics. In particular, doped SrSnO₃ (SSO) perovskite has both wide bandgap (4.1 eV) [1] and a high room-temperature electron mobility ($\approx 99\ \text{cm}^2/\text{Vs}$) [2] at high carrier concentrations. With recent breakthroughs in growth, high quality doped SSO films have been grown using radical-based hybrid molecular beam epitaxy [3] to fabricate SSO field effect transistors (FETs)[4]. While the successful electrical operation of stannate-based transistors makes it a promising candidate for high power and RF electronics[5], [6], the thermal properties of doped SSO are not well known. Understanding the thermal transport in SSO FETs, and accurately quantifying the thermal resistance is essential for improving device performance and reliability. A previous study has extracted the thermal resistance using a temperature-dependent pulsed IV method [7]. While electrical thermal characterization methods are quick and reliable, these

techniques are unable to provide information on the temperature spatial distribution in the device. Optical techniques such as transient thermoreflectance imaging (TTI) can be used to obtain surface temperature maps with ≈ 410 nm resolution [8]. The direct measurement of the temperature spatial distribution can be used to develop accurate Finite Element (FE) models and benchmark the device's thermal spreading efficiency. This study uses TTI to directly compare the thermal performance of SSO two-terminal devices with varying channel width. Under pulsed operation, transient temperature maps are acquired to extract the thermal time constants associated with the rise and decay.

II. EXPERIMENTAL METHODS

The SSO devices were grown *via* a hybrid molecular beam epitaxy (MBE) method on an insulating GdScO₃ (GSO) substrate[3], [9]. The stack configuration consisted of a 20-nm-thick neodymium-doped SSO layer without any undoped SSO layer below. Further details can be found in the supplementary information of [7] (refer to Device 2 and 3). With the overall objective of thermal property analysis, the devices used for this study were two terminal transfer length method (TLM) structures. TLMs can be modelled, analytically [10] or numerically, as multi-layered structures with constant heat fluxes applied to the surface. The surface temperature extracted from such models (dependent on the defined thermal conductivity of each layer and thermal boundary resistance at each interface) can be directly compared to the experimentally observed surface temperature distribution [11]. The device geometry, for the two TLMs analyzed, is summarized in the optical images shown in Figure 1. While both devices have the same contact spacing ($l = 4\ \mu\text{m}$), the channel width, w , was varied from $10\ \mu\text{m}$ (TLM1) to $20\ \mu\text{m}$ (TLM2).

TTI was used for thermal characterization in this study [12]. Using a fixed wavelength (470/530 nm) LED source, the CCD-based technique can estimate the surface temperature rise by measuring the thermoreflectance change of each pixel. In contrast to other thermal metrology techniques, TTI uses a lock-in averaging approach that, in principle, can obtain simultaneously both high spatial (≈ 150 nm) and temporal resolution (≈ 50 ns) [8]. In general, this technique has been used for thermal imaging of metallic surfaces due to their inherent high reflectivity [13]. On semiconductors, TTI requires near

bandgap wavelengths to obtain a strong thermoreflectance signal [14]. However the DUV optics, in the current setup, limit the TTI signal to noise ratio when using an illumination source near the SSO's bandgap (302 nm). Previous attempts to use DUV TTI for wide bandgap semiconductors were reported in [15]. For this study, two visible wavelength light emitting diodes (LEDs), 470 nm and 530 nm, were used to probe the surface temperature rise of the metal contacts.




Fig. 1. CCD image of SrSnO₃ (SSO) TLMs with channel width of a) 10 μm and b) 20 μm . Voltage was applied across metal contacts corresponding to the TLMs with a 4 μm spacing. Temperature rises measured using Transient Thermoreflectance Imaging (TTI) were extracted from the Region of Interest (ROI) indicated in red. Scale bar (black) represents 10 μm

The accuracy of TTI is based on the correct extraction of the thermoreflectance coefficient, C_{TH} . The C_{TH} of the metal surface (gold) was experimentally derived using a 100x magnification objective (NA=0.7) and a temperature-controlled stage. Assuming a linear relationship, the change in thermoreflectance, $\Delta R/R$, was measured when varying the stage from 20 $^{\circ}\text{C}$ to 100 $^{\circ}\text{C}$ ($\Delta T = 80 \text{ K}$). The surface temperature rise is independently validated by placing a thermocouple directly on edge of the die using a micro positioner. For each measurement, at least four iterations were performed to eliminate noise and achieve a consistent average C_{TH} over the region of interest (ROI). The standard error with 95 % confidence intervals was used to quantify the uncertainty associated with the averaged C_{TH} . Illuminating TLM2 with the 470 nm LED, the C_{TH} of the metal contact region was measured to be $(2.3 \pm 0.136) \times 10^{-4} \text{ K}^{-1}$. For the 530 nm LED on the same TLM2, the C_{TH} of the metal was measured to be $(-2.8 \pm 0.137) \times 10^{-4} \text{ K}^{-1}$. The extracted C_{TH} of the metal contacts agree with the literature reported C_{TH} values for gold [16]. The close agreement is to be expected since the metal contacts are composed of 100 nm of gold on top of 75 nm of titanium [7].

After validating the correct coefficient, the TLMs are subjected to periodic heating to capture a high signal-to-noise TTI temperature map (shown in Figure 4). Based on Figure 1, DC probe needles are applied to each contact and a 100 μs pulsed bias with a 10 % duty cycle is applied. The current is accurately measured using a high speed pulsed I-V system. Accounting for the resistance associated with the circuitry, the true potential difference across the device is measured to determine the average power dissipated across the TLM channel. The pulsed I-V characteristics for both devices are shown in Figure 2. The voltage applied across the TLMs was then varied to assess the change in temperature rise for a given power density (power dissipated divided by the channel width).

The gradient of such plot (Temperature vs. Power Density) is assumed to represent the effective thermal resistance associated with the device structure (from channel to the bottom of the substrate). In addition to varying the power density, full transient sweeps were conducted by varying the LED pulse delay in relation to the device pulse timing. The time constants associated with the rise and fall time were extracted to benchmark the device's transient thermal dynamics.




Fig. 2. Comparison of pulsed I-V characteristics of SSO TLMs with different channel widths, w , of 10 μm (red) and 20 μm (blue). Channel spacing, $l = 4 \mu\text{m}$, was kept constant. Measurements were taken for a pulse width of 100 μs and 10 % duty cycle at room temperature.

III. RESULTS AND DISCUSSION

The experimentally measured C_{TH} values were verified by performing a transient TTI analysis on TLM2 with two different illumination wavelengths (470 nm and 530 nm). Assuming the measured C_{TH} values are correct for different wavelengths, the temperature rise of the metal contacts must be equivalent for the same power dissipation. Applying a power density $\approx 1.29 \text{ W/mm}$, the transient profiles were plotted and compared in Figure 3. The peak temperature rise at the end of the pulse ($t = 100 \mu\text{s}$) was measured to be $84 \pm 2.52 \text{ K}$ and $82 \pm 2.91 \text{ K}$ for the 470 nm and 530 nm LED, respectively. In this study, the temperature rise uncertainty was calculated based on the total propagated uncertainty (comprising both of the C_{TH} and $\Delta R/R$). Overall, the agreement between the profiles for both wavelengths validates the accuracy of the measured C_{TH} values.

Several factors can affect the thermoreflectance signal at a given location including the surface roughness, light intensity, and material composition. Based on the CCD images captured using a 470 nm LED (Figure 1), some areas are observed to exhibit changes in the surface profile and light intensity. If the intensity of the reflected light is as low as the background noise, the change in thermoreflectance due to a temperature rise cannot be easily distinguished (corresponding to $C_{\text{TH}} < 5 \times 10^{-5} \text{ K}^{-1}$). Additionally, if the surface is not planar, the illumination light can be reflected in various directions increasing the measurement uncertainty. The temperature and

C_{TH} values presented in this study were thus extracted only from regions where there was sufficient signal noise and low surface roughness. The ROIs for each device are indicated as red squares in Figure 1. The selection of the regions was based on an initial survey of thermal images taken at the end of the pulse, $t = 100 \mu s$ (Figure 4).





Fig. 3. Comparison of TLM2's transient temperature profiles when using two different illumination wavelengths, λ_{source} (470 nm, blue circles, and 530 nm, green circles), for equivalent power density dissipation ($\approx 1.29 \text{ W/mm}^2$). The experimentally measured thermoreflectance coefficient, C_{TH} , for independent wavelengths is validated by the close agreement in temperature profiles. The error bars represent the propagated uncertainty associated with the C_{TH} and the reflectance change, $\Delta R/R$, used to calculate the temperature rise.

From Figure 1a, the upper metal contact of TLM1 is shown to have a smoother and brighter reflection. This is confirmed in Figure 4a, where temperature rise abnormalities are observed in the lower metal contact region. In contrast, Figure 1b shows that the upper metal contact of TLM2 possessed several regions of high roughness. The low reflective intensity of this upper region is further confirmed in Figure 4b where the temperature rise of the upper contact region results in a higher value. For smooth surfaces with sufficient light intensity, a pixel-by-pixel method is typically applied to account for variations in the C_{TH} [8]. In this study, however, the C_{TH} value is taken as the average C_{TH} over the ROI. Using the 470 nm LED, the C_{TH} of the metal region for TLM1 was estimated to be $(1.85 \pm 0.165) \times 10^{-4} \text{ K}^{-1}$.

Upon verification of the C_{TH} and defining ROIs at the center of each device, a direct comparison of the TLMs thermal performance was completed. The TLMs were biased for a range of voltages from 1 V to 3 V. The measured temperature rise was plotted against power density (power divided by channel width) as shown in Figure 5. The thermal resistance (slope) of the multilayer stacks was calculated to be $67.3 \pm 2.64 \text{ K} \cdot \text{mm} / \text{W}$ and $55.7 \pm 4.04 \text{ K} \cdot \text{mm} / \text{W}$ for TLM2 and TLM1 respectively. This represents the effective thermal resistance associated with the metal, SSO active layer, GSO substrate and thermal boundary resistances at each interface. The increase in thermal resistance with increasing channel width ($20.75 \pm 7.4 \%$) has been previously observed in literature [7], [17]. Elongating the device width adds thermal spreading resistance causing the

temperature to increase faster at higher power conditions ($> 0.5 \text{ W/mm}^2$).

a) TLM1: Width = 10 μm



b) TLM2: Width = 20 μm




Fig. 4. Transient thermoreflectance images of TLMs with channel width of a) 10 μm and b) 20 μm . Temperatures represent temperature rise in reference to the base temperature (20 $^{\circ}C$). Images were both captured using a 470 nm source. A single thermoreflectance coefficient, C_{TH} , was applied to each pixel.




Fig. 5. Comparing the thermal performance of TLMs with channel width of 10 μm (red) and 20 μm (blue). The temperature rises were extracted via TTI from the ROIs indicated in Figure 1. Using a 470 nm source, the applied bias was swept (1-3 V) across the TLMs to vary the power density dissipated. Linear regression was applied to the two data sets in order to extract thermal resistance (slope) associated with the multilayer stack. The error bars represent the propagated uncertainty associated with the C_{TH} and the reflectance change, $\Delta R/R$, used to calculate the temperature rise.

To assess the device's dynamic performance, a full transient sweep was conducted for both TLM's at a power density ≈ 1.29 W/mm (Figure 6). TTI images were recorded every 20 μ s from 0 to 280 μ s. At the end of the device pulse, $t = 100$ μ s, the TLM2 exhibited a 25.4 % higher temperature rise than the TLM1. To extract the thermal time constants associated with each device, a single term exponential decay was determined to produce the optimal fit. Higher order exponential terms were attempted to fit the data (up to 4 terms), however, this resulted in overfitting. The time constants were estimated to be 20.9 ± 0.583 μ s and 29.8 ± 1.09 μ s for TLM1 and TLM2 respectively. The time constant uncertainty was calculated based on the uncertainty of the fit. Comparing the two TLMs, the increase in TLM2's thermal time constant further supports that elongating the channel width increases the device thermal resistance.




Fig. 6. Comparison of the transient temperature profile for TLMs with gate width of 10 μ m (red) and 20 μ m (blue). A 100 μ s pulse width (of equivalent power density, $P_{\text{diss}} = 1.29$ W/mm) was applied to each device at a 10 % duty cycle. Using a 470 nm LED, the temperature rise of the ROIs were taken at 20 μ s intervals. A single term exponential was fit to the temperature rise and decay curves for both TLMs (dashed lines) to extract the thermal time constants associated with the device structure. The error bars represent the propagated uncertainty associated with the C_{TH} and the reflectance change, $\Delta R/R$, used to calculate the temperature rise.

The increase in lateral thermal spreading resistance can be further validated by comparing the temperature distribution along the width of the metal contact. Figure 7 represents the cross-sectional temperature profile of the metal surface spanning across the channel width (center adjusted to zero). The temperature difference from the center to the edge, ΔT_x , of TLM2 is calculated to be $\Delta T_2 \approx 25 \pm 0.75$ K while TLM1 is $\Delta T_1 \approx 20 \pm 0.75$ K. By increasing the lateral thermal spreading resistance, the heat generated at the center of the device cannot be efficiently dissipated and results in a lateral temperature gradient.




Fig. 7. Comparison of lateral temperature profile along the width of the metal contact for TLM1 (red) and TLM2 (blue). For an equivalent power density ($P_{\text{diss}} = 1.29$ W/mm), the temperature profiles were extracted at a 100 μ s time delay using a 470 nm excitation. Second order polynomials were fitted (dashed lines) to the experimental data to approximate the temperature distribution.

IV. CONCLUSIONS

The thermal performance of n-type Nd-doped SSO thin films was evaluated *via* thermoreflectance imaging. Transient thermal imaging of TLMs with varying width (10 μ m and 20 μ m) was conducted to benchmark both their overall thermal resistance and dynamic behavior. Due to gold's high reflectivity, the temperature rise of the metal contacts was used to evaluate the temperature distribution within the device. Overall, an increase in channel width was determined to increase the lateral thermal spreading resistance and consequently elongate the device's thermal time constants. Due to the low thermal conductivity of SSO, design factors such as thin film layer thicknesses and device geometry (length and width), must be carefully considered to improve the device performance and lifetime. Extracting the thermal properties of the individual thin film layers could assist in developing a finite element model to optimize the device's electro-thermal performance. Further work is necessary to develop analytical solutions that can be fitted to the experimental data to accurately extract the thermal conductivity and thermal boundary resistance between each layer.

ACKNOWLEDGEMENTS

The work at UMN was primarily supported by the Air Force Office of Scientific Research (AFOSR) through Award No. FA9550-19-1-0245. T.K.T. acknowledges support from the AFOSR through Award No. FA9550-21-1-0025. Parts of this work also were carried out at the Characterization Facility, University of Minnesota, which receives partial support from NSF through the MRSEC program under Award No. DMR-2011401. The authors would like to thank Jacob Ivanov for his support with the transient thermal analysis.

REFERENCES

- [1] H. Mizoguchi, H. W. Eng, and P. M. Woodward, "Probing the Electronic Structures of Ternary Perovskite and Pyrochlore Oxides Containing Sn⁴⁺ or Sb⁵⁺," *Inorg Chem*, vol. 43, no. 5, pp. 1667–1680, 2004, doi: 10.1021/ic034551c.
- [2] T. K. Truttmann *et al.*, "Combined experimental-theoretical study of electron mobility-limiting mechanisms in SrSnO₃," *Commun Phys*, vol. 4, no. 1, p. 241, 2021, doi: 10.1038/s42005-021-00742-w.
- [3] W. Nunn, T. K. Truttmann, and B. Jalan, "A review of molecular-beam epitaxy of wide bandgap complex oxide semiconductors," *J Mater Res*, vol. 36, no. 23, pp. 4846–4864, 2021, doi: 10.1557/s43578-021-00377-1.
- [4] V. R. S. K. Chaganti, T. K. Truttmann, F. Liu, B. Jalan, and S. J. Koester, "SrSnO₃ Field-Effect Transistors With Recessed Gate Electrodes," *IEEE Electron Device Letters*, vol. 41, no. 9, pp. 1428–1431, 2020, doi: 10.1109/LED.2020.3011058.
- [5] V. R. S. K. Chaganti, A. Prakash, J. Yue, B. Jalan, and S. J. Koester, "Demonstration of a Depletion-Mode SrSnO₃ n-Channel MESFET," *IEEE Electron Device Letters*, vol. 39, no. 9, pp. 1381–1384, 2018, doi: 10.1109/LED.2018.2861320.
- [6] J. Wen, V. R. S. K. Chaganti, T. K. Truttmann, F. Liu, B. Jalan, and S. J. Koester, "SrSnO₃ Metal-Semiconductor Field-Effect Transistor With GHz Operation," *IEEE Electron Device Letters*, vol. 42, no. 1, pp. 74–77, 2021, doi: 10.1109/LED.2020.3040417.
- [7] P. Golani *et al.*, "Self-heating in ultra-wide bandgap n-type SrSnO₃ thin films," *Appl Phys Lett*, vol. 121, no. 16, p. 162102, Oct. 2022, doi: 10.1063/5.0105962.
- [8] G. Pavlidis, D. Kendig, L. Yates, and S. Graham, "Improving the Transient Thermal Characterization of GaN HEMTs," in *2018 17th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm)*, May 2018, pp. 208–213. doi: 10.1109/ITHERM.2018.8419649.
- [9] A. Prakash, J. Dewey, H. Yun, J. S. Jeong, K. A. Mkhoyan, and B. Jalan, "Hybrid molecular beam epitaxy for the growth of stoichiometric BaSnO₃," *Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films*, vol. 33, no. 6, p. 060608, Nov. 2015, doi: 10.1116/1.4933401.
- [10] K. R. Bagnall, Y. S. Muzychka, and E. N. Wang, "Analytical Solution for Temperature Rise in Complex Multilayer Structures With Discrete Heat Sources," *IEEE Trans Compon Packaging Manuf Technol*, vol. 4, no. 5, pp. 817–830, 2014, doi: 10.1109/TCPMT.2014.2299766.
- [11] G. Pavlidis, S. Pavlidis, E. R. Heller, E. A. Moore, R. Vetury, and S. Graham, "Characterization of AlGaIn/GaN HEMTs Using Gate Resistance Thermometry," *IEEE Trans Electron Devices*, vol. 64, no. 1, pp. 78–83, 2017, doi: 10.1109/Ted.2016.2625264.
- [12] M. Farzaneh *et al.*, "CCD-based thermoreflectance microscopy: principles and applications," *J Phys D Appl Phys*, vol. 42, no. 14, p. 143001, 2009, doi: Artn 143001 10.1088/0022-3727/42/14/143001.
- [13] K. Maize *et al.*, "High resolution thermal characterization and simulation of power AlGaIn/GaN HEMTs using micro-Raman thermography and 800 picosecond transient thermoreflectance imaging," in *Compound Semiconductor Integrated Circuit Symposium (CSICS), 2014 IEEE*, Oct. 2014, pp. 1–8. doi: 10.1109/CSICS.2014.6978561.
- [14] G. Pavlidis *et al.*, "Thermal Performance of GaN/Si HEMTs Using Near-Bandgap Thermoreflectance Imaging," *IEEE Trans Electron Devices*, vol. 67, no. 3, pp. 822–827, 2020, doi: 10.1109/TED.2020.2964408.
- [15] D. C. Shoemaker, A. Karim, D. Kendig, H. Kim, and S. Choi, "Deep-Ultraviolet Thermoreflectance Thermal Imaging of GaN High Electron Mobility Transistors," in *2022 21st IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (iTherm)*, 2022, pp. 1–5. doi: 10.1109/iTherm54085.2022.9899680.
- [16] T. Favaloro, J.-H. Bahk, and A. Shakouri, "Characterization of the temperature dependence of the thermoreflectance coefficient for conductive thin films," *Review of Scientific Instruments*, vol. 86, no. 2, p. 24903, 2015, doi: 10.1063/1.4907354.
- [17] Y. Shen, Y.-C. Hua, H.-L. Li, S. L. Sobolev, and B.-Y. Cao, "Spectral Thermal Spreading Resistance of Wide-Bandgap Semiconductors in Ballistic-Diffusive Regime," *IEEE Trans Electron Devices*, vol. 69, no. 6, pp. 3047–3054, 2022, doi: 10.1109/TED.2022.3168798.