

Research
Electrical Engineering—Review

A Review of Recent Developments in “On-Chip” Embedded Cooling Technologies for Heterogeneous Integrated Applications



Srikanth Rangarajan^a, Scott N. Schiffres^a, Bahgat Sammakia^{a,b,*}

^a Watson School of Engineering, Binghamton University, Binghamton, NY 13902, USA

^b Office of the V.P. for Research, Binghamton University, Binghamton, NY 13902, USA

ARTICLE INFO

Article history:

Received 20 September 2021

Revised 7 July 2022

Accepted 7 October 2022

Available online 13 April 2023

Keywords:

Electronic cooling

Embedded cooling

Immersion cooling

ABSTRACT

The electronics packaging community strongly believes that Moore's law will continue for another few years due to recent technological efforts to build heterogeneously integrated packages. Heterogeneous integration (HI) can be at the chip level (a single chip with multiple hotspots), in multi-chip modules, or in vertically stacked three-dimensional (3D) integrated circuits. Flux values have increased exponentially with a simultaneous reduction in chip size and a significant increase in performance, leading to increased heat dissipation. The electronics industry and the academic research community have examined various solutions to tackle skyrocketing thermal-management challenges. Embedded cooling eliminates most sequential conduction resistance from the chip to the ambient, unlike separable cold plates/heat sinks. Although embedding the cooling solution onto an electronic chip results in a high heat transfer potential, technological risks and complexity are still associated with the implementation of these technologies and with uncertainty regarding which technologies will be adopted. This manuscript discusses recent advances in embedded cooling, fluid selection considerations, and conventional, immersion, and additive manufacturing-based embedded cooling technologies.

© 2023 THE AUTHORS. Published by Elsevier LTD on behalf of Chinese Academy of Engineering and Higher Education Press Limited Company. This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>).

1. Introduction

According to the Merriam–Webster dictionary, the definition of “embed” is “to make something an integral part of” [1]; thus, “embedded cooling” broadly encompasses cooling technologies located directly on or inside an active electronic device (e.g., a microprocessor or power electronic device). Embedded cooling strategies can employ purely conduction heat transfer [2–4], single-phase forced convection [5–7], two-phase forced convection [8], natural convection (single or two-phase) [2], immersion cooling [9,10], heat pipes or vapor chambers [11–13], active refrigeration [14,15], or phase-change cooling [16,17]. Bringing the cooling closer to an active device is becoming ever more necessary due to the increased heat fluxes in microprocessors and power electronics, as well as the increasing packing densities of devices and their shrinking form factors. In terms of these trends, microprocessor computational power is hitting thermal limits due to the exponential growth in heat dissipation that coincides with Moore's Law

[18]. As a result, thermal considerations are creating a bottleneck in the advancement of microprocessor cores. There is also a developing trend to co-locate multiple devices within a package, in what is called heterogeneous integration (HI) or three-dimensional integrated circuits (3DICs) [19]. Tighter electronics packing means faster communication and computation, which is especially important in high-performance computing. These trends are pushing high heat flux packages closer together, meaning that conventional lateral spreading is becoming increasingly difficult due to the tight spatial integration of circuitry [20]. In power electronics, extreme heat fluxes are possible, causing new strategies to be needed (e.g., 30 kW·cm^{−2} at the transistor and at least 1 kW·cm^{−2} at the die) [21]. Embedded cooling provides an advantage in addressing high heat fluxes by eliminating thermal interface materials (TIMs) that would otherwise increase the resistance and hurt the thermal budget.

The architectures of embedded cooling technologies have a plethora of forms, as shown in Fig. 1 [22]. The general hierarchy includes conduction-based and convection-based technologies. Conduction-based technologies encompass high thermal conductivity films (e.g., chemical vapor deposition (CVD) diamond) for

* Corresponding author.

E-mail address: Bahgat@binghamton.edu (B. Sammakia).




Fig. 1. An overview of the wide variety of embedded cooling technologies [22].

near-junction heat spreading, thermal via made of copper to transport heat vertically through a chip, and thermoelectric devices to actively cool devices. Convection-based embedded cooling technologies typically employ fluid-directing structures on top of or inside the active electronic device (i.e., inter-chip or intra-chip cooling) and extended surfaces. Such convection-based embedded cooling devices have primarily been made from etched microchannels produced on microfabricated dies. More recently, printed metal fins are being explored as freeform metal cooling structures constructed directly on active electronic devices [23–26]. These strategies are introduced further below and discussed in depth in Section 2.

Passive embedded cooling strategies enhance conduction heat transfer within the chip by employing high thermal conductivity materials that help lower the thermal resistance. One method is to add thermal vias going vertically and thermal interconnects going laterally that can serve as a thermal pathway and, potentially, as an electrical signal pathway. Since copper has a much greater conductivity than the traditional dielectrics used in microprocessors ($0.1\text{--}1.0\text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$), increasing the density of copper in the interconnect layer, beyond the electrical signal requirements, increases the thermal performance. Conduction-based thermal-management strategies include through-silicon vias that conduct heat vertically over hot spots [4] and the coating of active layers in high thermal conductivity materials such as diamond [2,27] or pyrolytic graphite [28].

Convective embedded cooling technologies, such as etched silicon microchannels [17,29] and metal three-dimensional (3D)-printed cooling fins [23–26], directly attach to the active device. Etched silicon microchannel-based technologies have been investigated the most, although alternative technologies such as printing metal fins onto silicon are also being examined. The coolant choice and whether that fluid operates in single- or two-phase convection are important considerations. Two-phase cooling can operate with small temperature differences, even when cooling multiple devices in series, due to the large latent heat of many fluids. Designers must operate below critical heat fluxes, as abrupt failures occur if these are exceeded. Water has excellent heat capacity and latent heat, and has been safely used for electronic cooling with robust plumbing solutions, such as the International Business Machines (IBM) Corporation mainframe ZEnterprise 196. However, water cannot come into contact with active electronic circuits and is still viewed as risky by some end users, so various dielectric fluids have also been explored, such as Novec and mineral oil. These dielectric fluids are more expensive than water and often possess less desirable heat-dissipating properties (i.e., thermal conductivity, specific heat, latent heat, and critical boiling heat flux), but they are electrically insulating. A full comparison of fluids for forced convection,

natural convection, and two-phase convection (pool boiling and flow boiling) is provided in Section 3.

General challenges of embedded cooling technologies that have limited their widespread adoption include their perceived complexity and expense, the high-level coordination required between electrical circuit and thermal engineers, new manufacturing processes, reliability risks, yield reduction, restricted re-workability, and supply-chain risks. These challenges—whether real or only perceived—have limited the adoption of many embedded cooling technologies; however, there is growing consensus that such technologies are on the critical path to advancing electrical performance. The following section examines the scaling limits of embedded cooling for different cooling, heat spreading, and fluid combinations and discusses the challenges and opportunities of convective cooling technologies in microfabricated etched die channels and 3D-printed fins.

The traditionally employed thermal-management solution is a remote separable cold plate/heat sink indirectly attached to the heat source or chip with a TIM, as shown in Fig. 2. Thermal-management technologies for electronic packages can generally be classified as follows:

- T1 (Technology 1): directly embedding the cooling solution on the chip;
- T2 (Technology 2): directly embedding the cooling solution on the lid;
- T3 (Technology 3): advanced heat spreaders (vapor chamber/heat pipe);
- T4 (Technology 4): traditionally attached heat sink/cold plate.

The most pragmatic and reliable thermal-management solution for today's electronic packages is to employ parallel channel heat sinks/cold plates that are separately attached to the device (T4). Such solutions take the form of either air cooling or liquid cooling. Both air and liquid cooling offer many advantages and challenges. The main advantage of an air-cooled heat sink is that it is the most reliable cooling technology. However, the inferior heat transfer properties of air impede the thermal transport and often demand bulk heat sink design to offer enough surface area for heat exchange. In addition to the large heat sink design required for air cooling, heat pipes and vapor chambers are employed to effectively move and spread the heat from a small chip area.

Liquid-cooled heat sinks provide compact, high heat transfer thermal-management solutions with superior heat transport capabilities. However, liquid-cooled heat sinks are often prone to leakages, due to their high-pressure operation. Moreover, the inferior dielectric properties of water impede the implementation of liquid water close to a chip (active electrical circuit). Tuckerman and Pease [30] embedded the liquid cooling solution directly onto the silicon; by doing so, they demonstrated a high heat flux removal of $790\text{ W}\cdot\text{cm}^{-2}$ with a silicon temperature rise of $71\text{ }^{\circ}\text{C}$. Although this work is attractive from a heat transfer perspective, the technical challenges associated with the implementation of such a technology were not considered or discussed.

The existing limits of air- and liquid-cooled heat sinks are 55 and $175\text{ W}\cdot\text{cm}^{-2}$. Future heat flux and chip size trends will pose more significant challenges for air- and liquid-cooled heat sinks (T4). The TIM between lid and the cold plate heat spreader (TIM 2) and spreading resistance contribute significantly in the overall resistance from chip to coolant. Advanced thermal-management technologies (T3) such as high-conducting TIM and vapor chamber heat spreaders are required to sustain the use of a thermal solution involving separable cold plates. Otherwise, such technologies are often limited by the maximum heat flux, especially with growing hotspots (i.e., regions of localized high heat fluxes).

To augment the heat flux limits, embedded cooling is an attractive technology. In this article, we aim to review and compare three




Fig. 2. Schematic of cooling technologies at different levels, ranging from on-device to cold plate/heatsinks. Also listed are various optimization opportunities at each technology level (T1–T4), with objectives on the right side and constraints on the left side. TIM 1 refers to the TIM between the active die and the lid or integrated heat spreader (IHS). TIM 2 refers to the TIM between lid and the cold plate heat spreader. BLT: bond line thickness; T1: Technology 1; T2: Technology 2; T3: Technology 3; T4: Technology 4.




Fig. 3. Regime map of recent advancements in embedded cooling trends [22]. This figure excludes 3D-printed fins; the latter is discussed later in Sections 4.2 and 4.3.

possible embedded cooling technologies: etched microchannel within the device, printed fins on the device, and immersion cooling via pool boiling. Fig. 3 [5,7,17,22,30–38] establishes the regime map for different chip sizes, microchannel design concepts, and coolants from the recent embedded cooling literature. It should be noted that Fig. 3 pertains only to chips with uniform heat flux.

Future concepts must focus on lower temperature operation at higher heat fluxes through a smart choice of coolant, microchannel design, and shorter fluid paths to lower caloric resistance. A shorter fluid path enables local heat removal, thereby eliminating the caloric resistance of the cold plate resistance, as demonstrated by Drummond et al. [38].

2. Scaling limits for convective embedded cooling versus non-embedded cooling

The tradeoff between employing embedded cooling (T1 and T2 in Fig. 2) or employing a bulky non-embedded cooling solution (i.e., a heat spreader/lid combined with a heat sink; T3 and T4 in Fig. 2) must be studied in order to understand the challenges of transitioning to direct embedded cooling. The overall thermal resistance can be deconstructed into the resistance due to the spreader and the resistance due to the heat sink. These two resistances have conflicting trends with the area ratio (AR)—that is, the ratio of the spreader area to the chip area. AR is defined as $AR = A_s/A_c$, where A_s is the spreader area and A_c is the chip area/size.

The convection resistance of the heat sink decreases with the AR, while the spreading resistance increases. We will examine the total thermal resistance for air cooling and then water cooling. Subsequently, we will study how a thicker high-conductivity electronic die can improve heat dissipation from hotspots.

The analytical solutions provided by Shah and London [39] and Zhang et al. [6] were employed to calculate the heat sink resistance for developing-to-developed flow through parallel microchannel, as shown in Fig. 4. The spreading resistance was modeled using the approximate analytical solutions of Song et al. [40].

$$\begin{aligned} \text{Total resistance of heat sink} &= \text{conduction resistance} \\ &+ \text{convection resistance} \\ &+ \text{caloric resistance} \end{aligned} \quad (1)$$

$$\begin{aligned} \text{Total resistance of the spreader} &= \text{direct one-dimensional conduction resistance} \\ &+ \text{spreading resistance} \end{aligned}$$

In the forthcoming discussions, the spreading resistance refers to only the spreading component of the total spreading resistance, exclusive of the direct one-dimensional (1D) conduction resistance.

The parameter values for calculating the different components of the resistance for air cooling are $A_c = 1 \text{ cm}^2$, air velocity ($V_{\text{air}} = 10 \text{ m s}^{-1}$, channel width ($w_{\text{ch}} = 1 \text{ mm}$, fin/channel height ($h_{\text{ch}} = 25 \text{ mm}$, spreader thickness ($t_s = 10 \text{ mm}$, spreader conductivity $= 150 \text{ W m}^{-1} \text{ K}^{-1}$.

The parameter values for calculating the different components of the resistance for liquid cooling are $A_c = 1 \text{ cm}^2$, volume flow rate ($Q = 0.5 \text{ L m}^{-1}$, $w_{\text{ch}} = 0.05 \text{ mm}$, $h_{\text{ch}} = 0.3 \text{ mm}$, $t_s = 10 \text{ mm}$, spreader conductivity $= 150 \text{ W m}^{-1} \text{ K}^{-1}$.




Fig. 4. The heat sink and flow configuration employed for calculating various components of the resistance for air and liquid cooling. All of the top and side walls are adiabatic. Uniform heating for $AR = 1$; localized heating (at the center of the base) for $AR > 1$. w_{ch} : the channel width; h_{ch} : the channel height; t_s : the spreader thickness.

As made evident by Fig. 5 [22], the enhancement in area reduces the convection resistance while increasing the spreading resistance within the discussed resistance decomposition framework. In Fig. 5 [22] the case where $AR = 1$ pertains to embedded cooling, as the cooling area is the same as the available chip area. As the AR increases to greater than 1, the case corresponds to non-embedded cooling, as the chip area is not equal to the cooling surface area. For such cases, the spreading resistance increases. A common method to reduce the spreading resistance is to employ heat pipes and vapor chambers. The general vapor chamber resistance range is shown as a shaded grey region on the plot [12]. Another factor is that, whenever non-embedded cooling ($AR > 1$) is used, an additional conduction resistance from TIM 1 (the TIM between active and lid) is added but is not accounted for in these values. With $AR > 1$, the junction temperature is determined by the sum of the heat sink resistance, the spreader resistance, and the TIM 1 resistance. An adequately designed air-cooled heat sink can have a thermal resistance as low as 0.25 K W^{-1} for $AR > 30$ and an active area of 1 cm^2 , excluding spreading and TIM resistance. The total external resistance, including heat sink and spreading resistance, is estimated to be 0.5 K W^{-1} . The total external resistance could be further minimized by using a vapor chamber heat spreader. However, a directly air-cooled heat sink with $AR = 1$ has a resistance greater than 2.5 K W^{-1} , making it clear that direct air cooling is not a feasible solution, even for modest heat loads.

The resistance for a liquid cold plate versus the area enhancement ratio is shown in Fig. 6 [22]. Liquid-cooled cold plates take advantage of the high heat transfer coefficient in the microchannel. Therefore, enhancing the area leads to marginal performance benefit after an AR of about 4. Thus, a cooling solution ($AR = 1$ in Fig. 6 [22]) with forced liquid cooling can be beneficial and is comparable to attaching bulk separable cold plate solutions ($AR > 1$). Liquid-cooled cold plates with no area enhancement (embedded cooling, $AR = 1$) can have a thermal resistance of 0.095 K W^{-1} , and the total thermal resistance is just the heat sink resistance without the spreading resistance. The total external thermal resistance is only plotted for $AR > 1$. For $AR = 1$, the total external resistance is the same as the heat sink resistance shown in the plot.

In contrast, non-direct liquid cooling with an AR of 4 (non-embedded cooling) would have a lower heatsink resistance of 0.025 K W^{-1} , but the total external resistance would be dominated




Fig. 5. Variation of the resistance components of an air-cooled heat sink with an area enhancement ratio. The details of the model parameters are: $A_c = 1 \text{ cm}^2$; heat sink and spreader conductivity $= 150 \text{ W m}^{-1} \text{ K}^{-1}$; $t_s = 10 \text{ mm}$; $w_{\text{ch}} = 1 \text{ mm}$; $h_{\text{ch}} = 25 \text{ mm}$; $V_{\text{air}} = 10 \text{ m s}^{-1}$ [22]. This figure excludes the TIM resistance. The grey region indicates the thermal resistance of the vapor chamber heat spreader [12].




Fig. 6. Variation of the resistance components of a liquid-cooled heat sink with an area enhancement ratio. The details of the model parameters are: $A_c = 1 \text{ cm}^2$; heat sink and spreader conductivity = $150 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$; $t_s = 10 \text{ mm}$; $w_{ch} = 0.05 \text{ mm}$; $h_{ch} = 0.3 \text{ mm}$; $Q = 0.5 \text{ L}\cdot\text{min}^{-1}$ [22]. The plot excludes the TIM resistance. The grey region indicates the thermal resistance of the vapor chamber heat spreader [12].

by the sum of the resistances of the spreader ($0.35 \text{ K}\cdot\text{W}^{-1}$) and the TIM. Importantly, this shows the benefit of embedded cooling without any spreading for liquid cooling, compared with embedded cooling with conventional spreading, which would have overall higher resistance. Printing the heat sinks directly onto silicon is an especially appealing technology, because it permits an increased convective surface area with minimum interfacial resistance [25,26]. If an unconventional spreader or spreaders utilizing phase change, such as a vapor chamber, were used, the calculations would show a smaller overall resistance than a conduction spreader, as the effective conductivity would be larger. Vapor chambers have a thermal resistance ranging from $0.03\text{--}0.35 \text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ [12]. Technologies such as direct printing could enable the interfacing of vapor chambers to chips without the use of TIMs.

Moreover, embedded cooling has several key advantages:

- (1) It makes thermal management an integral part of the chip design and power delivery;
- (2) It enables co-design, as the thermal design becomes a part of the chip design;
- (3) It improves the functionality of the device, especially given the growing interest in HI.

As mentioned in the previous discussion, the advantages of embedded cooling are maximized when using liquid cooling.

Although embedded liquid cooling is attractive from a heat transfer perspective, it also introduces some key challenges in terms of:

- Material compatibility;
- Leak-proof sealing and flow routing;
- The need to minimize interference with electrical functionalities;
- Configurability for multi-chip modules;
- Replaceability.

3. Comparing embedded cooling fluids

For indirect cooling with cold plates, chemical and electrical compatibility between the liquid and the electronic components is not an issue, and water—a liquid with excellent heat transfer properties—may be employed. In the case of indirect cooling, where the fluid does not directly come into contact with active devices, stringent constraints on the electrical properties of the fluid are not required (class non-active contacting). However, for embedded cooling in which the fluid comes into contact with powered active devices, as shown in Fig. 7, stringent chemical and electrical requirements are imposed on the liquid (class active contacting). Opportunities to maximize heat transfer in different classes of embedded cooling are shown in Fig. 7. The constraints for optimal fluid selection depend upon the class of embedded cooling and the liquid's chemical and electrical properties, as shown in Table 1. For compatibility with the chip substrate and printed circuit board materials, such as printed wiring boards, silicone, and plastic materials, the liquid must be chemically inert and non-absorbable by these materials. Furthermore, electrical isolation must be provided between closely spaced conductors. Desirable properties for a fluid for embedded cooling include stability, nontoxicity, nonflammability, inertness, a high dielectric strength, and a low environmental impact (i.e., non-ozone depleting, low global warming potential (GWP), and eventually decomposes after accidental release).

Fluid selection for embedded cooling can be posed as an optimization problem with the objective of maximizing heat transfer for the minimum junction temperature rise, subject to maximum reliability and good material compatibility. The constraints for implementing an embedded technology in a practical application are shown in Fig. 8 [22].

A variety of coolants are available with superior thermal properties that could be attractive from a heat transfer perspective. However, their dielectric properties restrict the implementation of such coolants in close proximity to the heat generating devices. For example, water has excellent thermophysical properties but is often inhibited by its dielectric properties in the implementation of





Fig. 7. Opportunities in embedded cooling over a die/chip module.

Table 1

Different classes of embedded cooling and associated descriptions.

Parameter	Class active contacting (T1 in Fig. 2)	Class non-active contacting (T2 in Fig. 2)
Choice of coolant	Dielectric	Non-dielectric is possible
Thermal resistance	Extended surface resistance (sum of conduction, convection, and caloric)	Sum of resistances of TIM, spreader, and extended surface (sum of conduction, convection, and caloric)

**Fig. 8.** Constraints on embedded cooling technology [22].


embedded cooling or immersion cooling. Fluorocarbons (FCs) such as FC-72, FC-86, and FC-77 are generally employed for on-chip cooling. Although FCs, such as the family of Freons, present serious environmental problems that make them unsuitable choices due to their high GWP and ozone-depletion capacity, we include them in the discussion as a point of comparison for more environmentally benign coolants, such as hydrofluoroethers (HFEs). Table 2 provides a comparison of the thermal properties of commonly employed coolants in embedded cooling.

Fig. 9 [22] establishes the tradeoffs in the thermal and electrical properties of three main class of coolants employed in embedded cooling. Liquid water is highly desirable due to its heat transfer, but the risk associated with circuit contact makes it undesirable for active contacting embedded cooling. A recent study from Birbarah et al. [9] demonstrated a proof of concept that employed liquid water for direct chip cooling by efficiently isolating the electrical circuit using conformal layers ($\sim 1 \mu\text{m}$ thick) of parylene C. This method may present serious practical difficulties once deployed on a large scale due to challenges such as material computability, short circuit as outlined in Section 2.

Saylor et al. [41] developed figures of merit (FOMs) to compare the effectiveness of different fluids for different cooling modes. The discussed FOMs pertain to fluids in the temperature range of 290–370 K. The averaged properties of fluids are employed in the calculation of FOMs. For boiling, the FOMs pertain to a pressure of 1 atm (1 atm = 101 325 Pa). Higher FOM values translate to better heat transfer performance. Below, we plot coolants according to FOMs (Eqs. (2)–(5)).

3.1. Natural convection

The following Eq. (2) is used to calculate the FOM for natural convection:

**Fig. 9.** The tradeoff in heat transfer and electrical properties [22] for three classes of coolants preferred for the embedded cooling of electronics.

$$\text{FOM} = \left(\frac{\beta \rho^2 C_p k^3}{\mu} \right)^{0.25} \quad (2)$$

where β is the thermal coefficient of expansion, ρ is the density, C_p is the specific heat; μ is dynamic viscosity, and k is the thermal conductivity.

As far as natural convection is considered, Fig. 9 [22] clearly shows that water is best, while HFEs and FCs are significantly less preferable.

3.2. Forced convection

The following Eq. (3) is used to calculate the FOM for forced convection:

$$\text{FOM} = \frac{\rho^m C_p^n k^{1-n}}{\mu^{m-n}} \quad (3)$$

where n and m are exponents.

3.3. Pool boiling

The following Eq. (4) is used to calculate the FOM for pool boiling:

$$\text{FOM} = \sqrt{\rho_g h_{fg}} \left[\sigma g (\rho_f - \rho_g) \right]^{0.25} \quad (4)$$

where h_{fg} is the heat of vaporization, σ is the surface tension, g is acceleration due to gravity, ρ_g is gas density, and ρ_f is fluid density.

Table 2

Comparison of the thermophysical properties of the three most commonly used coolants for embedded cooling.

Property	Boiling point at 1 atm (°C)	Density, ρ ($\times 10^{-3}$ kg·m ⁻³)	Specific heat, C_p ($\times 10^{-3}$ J·kg ⁻¹ ·K ⁻¹)	Thermal conductivity, k (W·m ⁻¹ ·K ⁻¹)	Kinematic viscosity (cSt)	Heat of vaporization, h_{fg} (kJ·kg ⁻¹)	Surface tension, σ ($\times 10^3$ N·m ⁻¹)	Thermal coefficient of expansion, β (K ⁻¹)	Dielectric constant
FC-72	56	1.680	1.088	0.057	0.38	88.0	10.0	0.0016	1.72
HFE-7100	61	1.510	1.183	0.069	0.38	112.0	13.6	0.0018	7.40
Water	100	0.997	4.179	0.613	8.55	243.8	72.0	0.0030	78.00

cSt: centistokes; 1 atm = 101 325 Pa.

3.4. Flow boiling

The following Eq. (5) is used to calculate the FOM for flow boiling:

$$\text{FOM} = \rho_g^{0.239} \times \rho_f^{0.396} \times \sigma^{0.365} \times h_{fg} \quad (5)$$

The FOMs in Figs. 10–13 [22] calculated from Eqs. (2)–(5) make it evident that water outperforms other coolants in terms of superior heat transfer capabilities. R-113 has a higher FOM among the dielectric fluids. Despite their attractive dielectric properties, the inherently inferior thermal properties of FC and HFE coolants pose a significant challenge to the chemical engineers involved in developing such fluids. Even though (deionized) water possesses the best thermal properties, it cannot be employed in close proximity to an active device. Recently Ref. [42], R134a and R245fa have been demonstrated to exhibit optimal heat transfer performance among the dielectric coolants.




Fig. 10. FOM for coolants employed in natural convection [22]. WEG: water ethylene glycol.




Fig. 11. FOM for coolants employed in forced convection [22].




Fig. 12. FOM for coolants employed in immersion pool boiling [22].




Fig. 13. FOM for coolants employed in embedded flow boiling [22].

Liquid metals [43] are emerging as an attractive option for cooling high-power dissipating electronics. An exciting study by Xiang et al. [43] demonstrated the efficiency of employing liquid metals for the jet impingement cooling of high-power electronics, in comparison with liquid water. The researchers achieved a very low thermal resistance of 0.033 K·W⁻¹ utilizing liquid gallium. However, the material compatibility of employing liquid metals as an option for on-chip embedded cooling requires further investigation for pragmatic applications.

4. Embedded cooling solutions

4.1. Etched electronic substrate-based embedded cooling solutions

Etched electronic technologies can utilize single- or two-phase systems. Various geometries have been explored, including parallel microchannels [44], radial channels with fins [17,29], impinging jets [45], and nano-membrane evaporation [8]. The first published discussions of etched silicon microchannels occurred in the late 1970 s and early 1980s [30,46].

The seminal work of Tuckerman and Pease [30] demonstrated a thermal resistance of 0.09 cm²·K·W⁻¹ over a 1 cm² surface area for fins 50 μm in separation and width and 300 μm in height, when operating under uniform heat fluxes of up to 790 W·cm⁻² with water as the working fluid (a maximum pressure drop of 31 pounds per square inch (psi) or 213 kPa). The fluid entered and exited manifolds in the etched silicon fin array via holes in the glass cover. Saylor et al. [41] numerically demonstrated that, by bringing the coolant closer to the semiconductor die, a hotspot heat flux of 1 kW·cm⁻² could be managed thermally. Saylor et al. [41] also discussed the viability of different cooling techniques such as jet impingement cooling and spray cooling, and their associated thermal limits. Readers interested in the thermal limits of various cooling technologies are referred to the HI roadmap chapter namely single and multi-chip module in Ref. [47]. Furthermore, interesting work on modular micro-convective cooling via jet impingement directly on a multi-chip module surface has been demonstrated by May et al. [48].

The researchers demonstrated hotspot-targeted jet impingement on a TIM in a direct-to-die or direct-to-package technology with an attractive junction-to-fluid thermal resistance of 0.15 K·W⁻¹.

Alternate fluids and designs have been studied since the work of Tuckerman and Pease [30] IBM demonstrated a two-phase radial microchannel solution using the refrigerant R1234ze [29]. This system had a critical heat flux of 340 W·cm⁻² and a low standard deviation between measured temperature values on the chip (4.5 °C). The thermal resistance just below this critical heat flux was 0.09 cm²·K·W⁻¹ at 120 kPa [17]. It is noteworthy that the

critical heat flux for this two-phase device was less than the heat flux demonstrated for single-phase water by Tuckerman and Pease [30] while the thermal resistance was approximately the same. Many cryo-refrigerants have relatively low critical heat fluxes compared with water, due to their lower heat of vaporization and weaker surface tension. The flow boiling critical heat flux can be increased by increasing the refrigerant flow rate.

Two-phase jet impingement cooling sprays a fine mist of fluid impinging onto a hot surface, which creates a thin fluid film that cools via a combination of convection and evaporation at low superheats ($T_w - T_{\text{sat}} < 15^\circ\text{C}$, where T_w is wall temperature and T_{sat} is saturation temperature) and via boiling at higher superheats [45]. The benefits of spray cooling include low superheats and the ability to carry high heat fluxes before exceeding a critical heat flux, as well as the ability to multiplex many spray nozzles above one surface. The disadvantages of spray cooling include relatively high pressure drops across nozzles (e.g., 70–300 kPa, typically), the fouling potential of small nozzle openings, and diminished performance when non-condensable gases enter the system. The thermal resistances and critical heat fluxes are $0.10\text{--}0.12\text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ and $525\text{--}945\text{ W}\cdot\text{cm}^{-2}$ for water [49], $0.16\text{--}0.21\text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ and $357\text{--}490\text{ W}\cdot\text{cm}^{-2}$ for methanol, $0.45\text{--}0.60\text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ and $65\text{--}83\text{ W}\cdot\text{cm}^{-2}$ for FC-72, and $0.49\text{--}0.63\text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ and $79\text{--}90\text{ W}\cdot\text{cm}^{-2}$ for FC-87, where the range represents variation due to the operating pressure difference and other conditions (i.e., nozzle separation to surface, flow rate, nozzle design, and mean spray diameter) [45].

Evaporative cooling with nanoporous membranes (600 nm thick, pore diameter $\phi < 140\text{ nm}$) was recently demonstrated to provide device-level thermal resistances and critical heat fluxes of $0.15\text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ and $144\text{ W}\cdot\text{cm}^{-2}$ for water, and $0.055\text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ and $550\text{ W}\cdot\text{cm}^{-2}$ for pentane [8,50]. In this work, a network of channels was created to support fluid replenishment into nanoscale pores, through which evaporative cooling proceeded. The work also demonstrated ultra-high heat fluxes through individual pores (up to $2.7\text{ kW}\cdot\text{cm}^{-2}$), and affirmed the findings from a study of individual nanopores [51]. The reliability of this new kind of device needs further study, as non-volatile contaminants accumulated in the pores, degrading the performance after a relatively short period of time [50].

Silicon microchannels with a high AR can be achieved in several ways; for a detailed manufacturing discussion, interested readers are referred to Kandlikar and Grande [52]. Tuckerman and Pease [30] used anisotropic wet chemical etching (KOH). This process proceeds at an etch rate of about a micron per minute, so the etching time required for heat-removal devices is on the order of hours. Moreover, anisotropic etchants require consideration of the substrate crystal orientation, as the crystals act as etch stops. Anisotropic etching can also be done via deep reactive ion etching (DRIE), which uses alternating cycles of etching and polymeric passivation. Typical DRIE rates of up to $40\text{ }\mu\text{m}\cdot\text{min}^{-1}$ are possible with specialized tools, although rates of $2\text{--}8\text{ }\mu\text{m}\cdot\text{min}^{-1}$ are more typical. However, industrial manufacturers are reluctant to etch onto active devices, since concerns exist regarding reducing the device yield, so an additional bonding step onto the active device is thought to be necessary for adoption [29].

Recent development trends in embedded on-chip cooling have high heat flux targets. More recently, Rajan et al. [53] demonstrated an embedded cooling solution involving the etching of silicon as a part of the thermal management of high-power electronics. Their study showed that microfluidic cooling over etched pin fins can result in a meager thermal resistance of $0.197^\circ\text{C}\cdot\text{W}^{-1}$ in a chip area of 1.5 cm^2 . The researchers demonstrated that the embedded cooling technology could dissipate up to $200\text{ W}\cdot\text{cm}^{-2}$ of localized heat flux.

Serious effort was put into developing an enhanced cooling solution by embedding the cooling solution inside the chip

(intra-chip cooling) under the leadership of Bar-Cohen et al. [54] during 2012–2015. The work targeted the development of embedded cooling technology to achieve a hotspot heat flux of $5\text{ kW}\cdot\text{cm}^{-2}$. Their paper also summarizes the five key academic efforts made to meet the specified targets. Woodcock et al. [55] demonstrated an ultra-high heat flux removal of $1\text{ kW}\cdot\text{cm}^{-2}$ (chip size 3.95 mm^2) by using the flow boiling of HFE-7000 over Gen 3 Piranha Pin Fins (PPF) embedded onto the device. Nasr et al. [56] demonstrated the removal of very high heat fluxes in the range of $4.7\text{ kW}\cdot\text{cm}^{-2}$ by the flow boiling of R134a in ultra-small microgaps. The achieved value was close to the program's target of $5\text{ kW}\cdot\text{cm}^{-2}$. The researchers reported that the exit vapor quality was approaching unity. Mandel et al. [32] demonstrated the embedded two-phase cooling of high heat flux electronics in excess of $1\text{ kW}\cdot\text{cm}^{-2}$ by employing a manifold microchannel-based fluid delivery system that was press-fitted on the silicon. Back et al. [31] demonstrated a manifold microchannel etched onto silicon to enable flow boiling through channels and demonstrated a heat flux of $660\text{ W}\cdot\text{cm}^{-2}$. The researchers employed HFE-7100 as the fluid and concluded that the majority of the pressure drop occurs through the manifold rather than in the microchannel.

4.2. Additive manufacturing-based embedded cooling solutions

While embedded cooling via silicon etching has demonstrated noteworthy cooling capabilities [17,29], alternative 3D-printed embedded cooling strategies have also begun to be explored in the literature. Techniques for printing onto electronic substrates to build cooling devices have had several architectures to date: selective laser melting using an interlayer alloy [23–26], melting metal onto a physical-vapor-deposited film [57–61], and printing thermoelectric cooling devices onto hot spots [14,15].

Silicon has many advantages as a heatsink material, as its processing enables fine features and silicon-to-silicon direct bonding can be used; however, its use also presents challenges, as the backside of an actual silicon device is unlikely to be micromachined due to poor yield, other materials have higher thermal conductivity than silicon, and building high-AR features with silicon microfabrication is challenging and time consuming. This is why prototype microchannel cooling devices have been made on a separate chip and then solder bonded to the device [51]. These challenges are motivating factors in the recent interest in printed embedded cooling features (e.g., fins, channels, and thermoelectrics).

Direct fabrication of cooling features by means of metal printing is appealing due to the freeform nature of the manufacturing process. As seen in the nascent literature on additively manufactured heat sinks, the relatively unconstrained printing process can offer performance advantages that optimize cooling for hot spots. In terms of electronics cooling, removing the interface for cooling can reduce the significant temperature drops across typical TIMs. Even relatively high-performing solid metal TIMs can have resistances on the order of $0.2\text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$. When this is installed directly over next-generation microprocessor hot spots that will be roughly $1000\text{ W}\cdot\text{cm}^{-2}$, the thermal budget is exceeded just in the first chip–lid TIM (TIM 1). Even the highest performing liquid metal TIMs with datasheets showing day-zero resistances of $0.025\text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ would consume 25°C of the thermal budget just in the chip-to-lid TIM for intense hotspots without spreading, leaving little thermal budget from the lid to the liquid coolant, considering a typical overall thermal budget of $40\text{--}60^\circ\text{C}$ in the case of chiller-less liquid or two-phase cooling.

One study demonstrated that micro fins can be laser printed onto a silicon device. The manufacturing process involves printing a low-melting-point brazing alloy that rapidly forms silicide bonds with silicon and subsequently printing a high thermal conductivity metal on top [62]. While the brazing bonding layer has comparable




Fig. 14. Printing high-aspect-ratio pin fins onto silicon (diameter 200 μm).

thermal conductivity to solder, albeit potentially thinner, subsequent layers can be made of high thermal conductivity metals such as Cu, Ag, or Al. The manufacturing technique of direct metal printing has the potential to create very thin intermetallic-like bonding layers (e.g., titanium silicides of < 100 nm) due to the rapid laser processing conditions that limit diffusion times. Printing onto silicon and graphite has been demonstrated [23,24]. Another method uses a thick metalized interlayer that is deposited via physical vapor [57–59].

Fig. 14 shows recent research efforts on the direct printing of micro pin fins onto silicon. Conventional metal laser printers have resolution limits on the order of 200 μm due to laser sizes and metal powder dimensions. However, research has demonstrated that metals can be printed via selective laser sintering at resolutions of 1–5 μm [63,64]. As shown by these studies, the materials developed for macro-printing onto silicon can be applied to finer resolution printers that deposit thin layers of nanoparticle inks (1.5 μm wet film), dry the inks (500 nm dry film), and then laser expose the desired pattern, where the nanoparticle inks are composed of appropriate alloys. The film is then laser sintered with a beam expanded laser that selectively heats the surface via a digital micromirror array. A continuous wave or nanosecond laser can alternatively be used. The substrates used in these experiments were aluminum and glass, and the ability to build structures as tall as 7 μm with a thickness of 50 μm was demonstrated.

While conventional metal microchannel designs [65] could be made via additive manufacturing, such designs would not capture the freeform features unique to additive manufacturing. Simulations of potential designs made via direct metal printing indicate that pin-fin-type structures used in a single phase with water can have a thermal resistance of less than $0.03 \text{ K}\cdot\text{W}^{-1}$ (calculated based on the maximum die temperature and a die size of 4 cm^2) [26]. This design is not yet fully optimized, and significant reductions in thermal resistance are anticipated in future design iterations. Another application of additive manufacturing is in the ability to fabricate manifolds for cold plate [66].

Although these technologies are appealing due to their higher performance, better customization, and greater thermal conductivity in comparison with silicon etched fins, more research is

required to demonstrate the technologies, determine a scalable manufacturing strategy, and demonstrate lifetime reliability.

The thermal conductivities of the materials commonly used in electronics vary by four orders of magnitude, from a relatively low thermal conductivity of around $0.1 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$ for many polymers and glasses, to $400 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$ for Ag. Exceptional thermal conductors, such as natural diamond and pyrolytic graphite, which have thermal conductivities of $2200 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$ [67] and $1700 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$ in-plane, respectively, are also of great interest. Using a material with a high thermal conductivity increases the surface area for convection via lateral spreading and lowers the conduction resistance of internal semiconductor components. Materials for internal features, such as the substrate, dielectric films, thermal vias, and interconnects, are often chosen for their electrical performance, with thermal performance being a secondary consideration. The thermal conductivities of electronic substrates vary greatly. Silicon has a thermal conductivity similar to aluminum, at $140 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$ for undoped silicon. The thermal conductivity of silicon and other semiconductors decrease with doping [68]. GaAs, InP, GaN, Si, and SiC have thermal conductivities of 50, 68, 140, and $450 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$, respectively [21]. Although material properties may be well known in bulk, the performance of these materials *in situ* can be greatly reduced due to size effects and processing conditions caused by defects, cracks, dislocations, and other microstructural changes. For example, diamond thin films have thermal conductivities lower than that of natural bulk diamond, at $30\text{--}600 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$. The interface between diamond grains adds an interfacial resistance of $0.0001\text{--}0.1000 \text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ [69–72], which contributes to thermal conductivity reduction. A plot of the thermal conductivities of different electronic packaging materials is shown in Fig. 14.

An application example could be a chip with multiple hotspots, each dissipating different forms of heat. Spatial and temporal non-uniformities in power dissipation and temperatures are consequently very significant. Advanced on-chip cooling techniques such as microchannel-based heatsinks, micro-heat pipes, impinging jets, and magnetohydrodynamic-based cooling still do not have complete access to the hot regions inside the chip, as they are inhibited by inadequate thermal diffusion. In such cases, it becomes important to conduct the heat away from the hotspots in order to later remove the heat convectively. Here, the use of high-conducting materials can aid in conduction heat transfer and spreading heat transfer to give the convective cooling solution access to the high heat. Such methods are relevant, given the growing need for HI chips and multi-chip modules. Thus, material selection is significant for embedded cooling, in order to ensure that the material meets the thermo-mechanical requirements. The thermal conductivity of commonly used metals are shown in Fig. 15.

Although this is an extreme example, the reduction in thermal performance of thin films requires the material properties to be measured experimentally for the accurate thermal modeling of embedded cooling systems. Interfacial resistance can also play an important role at interfaces between materials, especially for the high heat fluxes seen at hotspots. Interfacial resistance exists even in perfectly contacting surfaces with no interfacial roughness, due to the scattering of thermal carriers at the interfaces between the




Fig. 15. Plot of thermal conductivity of different electronic packaging materials (unit: $\text{W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$).

two materials. For detailed discussions of thermal interfacial resistance in general and on various systems, interested readers are referred to Refs. [69–74].

Technologies that enhance lateral spreading can include growing lower thermal conductivity electronic substrates on higher conductivity substrates and introducing higher thermal conductivity materials into electronic substrates, such as copper thermal vias and thermal interconnects [4,19]. More recently, diamond thermal vias and GaN on diamond have even been demonstrated [2,27,75–80]. For a detailed summary of these technologies, interested readers can view [21].

With the advent of HI at both the chip level and module level, there is a growing need to effectively cool local hotspots. Directly 3D printing the fin structures onto the lid or chip (T2/T1) is a potential solution to remove localized high heat flux. Radmard et al. [81] numerically demonstrated local jet impingement of liquid water in a single phase over a spatially varying profile of fins that were 3D-printed. Pure silver was employed as the fin material. Their work demonstrated that a careful artificial intelligence (AI)-driven multi-objective optimization could significantly reduce the thermal resistance at a reasonable pressure drop. The researchers achieved a die-to-coolant thermal resistance of $0.26\text{ }^{\circ}\text{C}\cdot\text{cm}^2\cdot\text{W}^{-1}$ (compared with a T4-based liquid heat sink resistance of $0.58\text{ }^{\circ}\text{C}\cdot\text{cm}^2\cdot\text{W}^{-1}$) for a 4 cm^2 uniformly heated chip under a constrained pressure drop. A similar technique was demonstrated by the same research group [82] on a chip with simultaneous hotspots and background heating conditions. They obtained a minimum total case-to-fluid resistance of $0.21\text{ }^{\circ}\text{C}\cdot\text{cm}^2\cdot\text{W}^{-1}$ for four 4 cm^2 chips under similar flow conditions. Fallahtafti et al. [83] performed a detailed AI-driven optimization of the fin profile for the same heat flux boundary conditions and obtained a thermal resistance of $0.2\text{ }^{\circ}\text{C}\cdot\text{cm}^2\cdot\text{W}^{-1}$. The reason for the overall low resistance was that the fluid delivery manifold was designed in such a way that each core/hotspot had a local inlet on top, which minimized the caloric resistance component of the total resistance. Depreciation of the caloric resistance is attributed to the specific case in which the fluid path is not global (in the entire path of the chip), leading to an increased exit coolant temperature as the fluid passes over each hotspot and background cooling region. Instead, the increase in exit coolant temperature is local, which minimizes the sensible heat carried by the fluid locally. The ratio of the hotspot to the background heat flux considered in these cases is high, such that—despite having local impingement directly over the hotspot—the maximum temperature in the chip occurs in the hottest block of the chip. Manaserh et al. [84] performed a detailed AI-driven multi-objective optimization of 3D-printed pin fins with 3D-printed guide vanes on a chip with a hotspot and background. The researchers demonstrated a chip-to-coolant thermal resistance of $0.23\text{ }^{\circ}\text{C}\cdot\text{cm}^2\cdot\text{W}^{-1}$.

Table 3 [37,82–84] provides a comparison of recent research efforts on mitigating hotspots by means of “on-chip” embedded cooling technologies.

4.3. Immersion cooling (pool boiling)

Immersion cooling (via pool boiling) has recently received attention due to its associated energy savings and extended heat

transfer limits. The heat transfer limits (both critical heat flux and boiling heat transfer coefficient) of pool boiling can be significantly enhanced by implementing boiling enhancement coatings (BECs) on top of the heated surface. As evident from Section 4 on fluid selection, water has been shown to be superior in terms of thermal performance (FOM).

Recent research efforts on immersion cooling via pool boiling aim to simultaneously maximize the boiling heat transfer coefficient (h_b) and the critical heat flux (CHF). Patil and Kandlikar [85] demonstrated pool boiling enhancement using liquid water by selectively depositing a microporous coating on the fin tops of microchannels, resulting in a hybrid enhancement.

Since liquid water cannot directly come into contact with active devices, Birbarah et al. [9] employed an insulating dielectric layer over the active devices and employed water as the coolant. They reported an increased CHF with a moderate h_b .

Xu and Zhao [86] demonstrated boiling enhancement by incorporating gradient metal foams employing the dielectric PF-5060. A detailed review of the pool boiling limits with BECs on the macro-scale, microscale, and nanoscale can be found in Ref. [87]. Additively manufactured BECs are gaining interest due to their reduced contact resistance, which lead to much higher heat transfer limits (both CHF and h_b). Many researchers have demonstrated that the use of 3D-printed BECs in the form of micro pin fins and mesh can simultaneously augment the CHF and h_b . Wong and Leong [88] demonstrated that the 3D printing of BECs directly onto the heat surface can result in a CHF of $107\text{ W}\cdot\text{cm}^{-2}$, corresponding to a boiling heat transfer coefficient of $1.5\text{ W}\cdot\text{cm}^{-2}\cdot\text{K}$. MacNamara et al. [89] employed a solid-state additive manufacturing technology for BECs and demonstrated up to a 300% increase in CHF; they highlighted capillary wicking as an essential mechanism for enhanced boiling. Gess et al. [90] performed a system-level immersion cooling study using FC-72. Their immersion cooling tank design was versatile enough to serve in both flow and pool boiling experiments. The researchers employed microporous and micro-finned BECs and reported 70% enhancement in CHF. A detailed summary demonstrating the effect of different BECs with optimal design guidelines is shown in Table 4 [91–99].

To gain an understanding of practical applications and feasibility, interested readers can see the work of Haghshenas et al. [100]. In that study, the researchers concluded that the efficiency of immersion-cooled data centers could be higher than that of traditionally air-cooled data centers. However, the researchers noted that a change in infrastructure could result in high cost. Ramakrishnan et al. [101] experimentally investigated the performance of air-, liquid-, and immersion-cooled data centers. They concluded that two-phase immersion and a cold plate provided the least thermal resistance.

Despite the use of cooling technologies and metal structures to enhance heat transfer as discussed above, there are some key design considerations for embedded cooling technologies:

- (1) Optimal placement of the inlet and outlet manifold to improve the thermal resistance of the cooling solutions;
- (2) Optimization of the fin or porous structures specific to the fluids to attain maximum heat transfer potential;
- (3) Material selection to maximize thermal transport to enable advanced cooling solutions.

Table 3

Comparison of the thermal and hydraulic performance of different embedded cooling technologies for a chip with simultaneous hotspots and background.

Reference	$q_{\text{HS}}\text{ (W}\cdot\text{cm}^{-2}\text{)}$	$q_{\text{BG}}\text{ (W}\cdot\text{cm}^{-2}\text{)}$	$\Delta p\text{ (kPa)}$	$R_{\text{th}}\text{ (cm}^2\cdot\text{K}\cdot\text{W}^{-1}\text{)}$
[37]	300	20	30.0	0.25
[82]	800	150	10.0	0.21
[83]	800	150	10.0	0.20
[84]	150	20	2.1	0.23

q_{HS} : hotspot heat flux; q_{BG} : background heat flux; R_{th} : thermal resistance; Δp : pressure drop.

Table 4

Summary of performance enhancement of nucleate pool boiling for different boiling enhancement methods.

Boiling enhancement method	Effect	Description	Fluid	Conclusions/design guidelines	References
Surface roughening	Increased h_b	Effect of entire surface roughening and localized roughening are investigated	Acetone and water	Localized roughening decreases the nucleation site density but increases h_b	[91,92]
Macro-fins	Increased h_b , minimal effect on CHF	Fabricating/printing square/rectangular macro-fins to increase surface area	Water and FC-72	Optimal fin spacing is different for water and dielectric fluids	[93,94]
Micro-fins	Increased CHF, increase in h_b with subcooled inlet fluid	Fabricating parallel vertical fins and inclined vertical fins to allow more capillary action and facilitating separation of liquid–vapor paths	Deionized water and FC-72	Optimal fin spacing: 200 μm Fin width: 200 μm Height: 35 μm The micro-pin finned chip with submicron-scale roughness on it reported the highest heat transfer performance in the high-heat-flux region. While the wall superheat at boiling incipience was strongly dependent on the dissolved gas content, it was little affected by the liquid subcooling	[95,96]
Porous foam	Increased CHF and h_b	Fabricating porous foams with uniform/gradient porosity on the chip surface	Water and acetone	Optimal PPI = 60 (fluid: water) Low PPI foams have better thermal performance at low surface superheats, but high PPI foams have better one at moderate or large surface superheats and extend the operation range of surface superheats (working fluid: acetone)	[97,98]
Sintered copper particles on surface	Increased CHF and h_b	—	Water	CHF value of the high-temperature thermally-conductive microporous coating at 180° is 4.5 times higher than that of plain copper surface	[99]

PPI: pores per inch.

In general, a detailed optimization of the cooling solution can provide guidelines for the better co-design of embedded cooling solutions.

5. Conclusions

This paper provides a comprehensive review of published articles addressing embedded cooling via single-phase and two-phase convection. Techniques such as etching microchannels, 3D printing of fins, and pool boiling enhancement by means of surface modification techniques are discussed.

(1) Embedded microchannels within a silicon chip using the dielectric coolant HFE-7100 can extend the heat dissipation capacity by up to $1020 \text{ W}\cdot\text{cm}^{-2}$ during uniform heating (thermal resistance: $0.07 \text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$). Under simultaneous background and hotspot heating conditions, background heat fluxes of up to $900 \text{ W}\cdot\text{cm}^{-2}$ and hotspot fluxes of up to $2700 \text{ W}\cdot\text{cm}^{-2}$ can be dissipated.

(2) Printing fins on a chip can mitigate chip hotspots with a thermal resistance of $0.2 \text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$ by employing single-phase liquid water at a pressure drop of 5 kPa.

(3) Two-phase immersion cooling via pool boiling with water and hybrid BECs can extend the CHF beyond $300 \text{ W}\cdot\text{cm}^{-2}$ ($0.01 \text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$). However, with dielectric fluid and gradient BECs, a critical heat flux of around $150 \text{ W}\cdot\text{cm}^{-2}$ ($0.03 \text{ cm}^2\cdot\text{K}\cdot\text{W}^{-1}$) is achieved.

(4) Fluid selection is crucial in extending the heat transfer limits using embedded cooling. The conflict between lower GWP and superior thermal properties must be carefully resolved.

(5) This literature review also summarizes various boiling enhancement methods for immersion cooling via pool boiling. Each of the BECs have a significant impact on improving the thermal performance. BEC fabrication via additive manufacturing is an emerging technology.

Embedded cooling, as defined here, would eliminate several sources of thermal resistances. Still, incorporating embedded

cooling often simultaneously requires the introduction of new and rarely practiced approaches such as exposing the devices to direct contact with liquids or two-phase systems. Another primary consideration is that embedded solutions usually require changes to be made to the device-manufacturing infrastructure, which is prohibitively expensive. These reasons explain why the disclosed and patented solutions in this field are rarely practiced in mainstream manufacturing. Which embedded cooling strategies are adopted and when this will occur depend on industry requirements (e.g., a need for higher heat fluxes to meet performance targets, requirements for compact package sizes, and/or closer integration of components) and on which technologies meet these requirements with the least perceived disruption, risk, and expense. Some combination of passive and active cooling solutions is likely, given current electronic and packaging trends.

6. Future work

In terms of thermal management by means of embedded cooling, two-phase dielectric coolants are considered to provide the maximum heat flux dissipation with the minimum wall super heat. Future efforts could focus on developing simpler computational models to predict flow boiling characteristics and instabilities in order to help better design two-phase boiling-based embedded cooling designs. Improved modeling capabilities will also help aid co-design. The use of localized jet impingement cooling to remove high heat fluxes is gaining traction. Detailed AI-driven optimization to route the flow efficiently in order to impinge on the hotspots will be of interest in future. Furthermore, serious life-cycle assessments of such embedded cooling technologies are necessary in order to better understand the opportunities and challenges associated with their future implementation. There is also a need to develop FOMs to evaluate the risk associated with embedding cooling solutions onto the device.

Acknowledgments

This work was supported by National Science Foundation (1941181), National Science Foundation (1846157), Semiconductor Research Corporation CHIRP (Task 2878.006), and Department of Defense (13000844-021).

Compliance with ethics guidelines

Srikanth Rangarajan, Scott N. Schiffrès, and Bahgat Sammakia declare that they have no conflict of interest or financial conflicts to disclose.

References

- [1] Merriam-Webster Dictionary. Definition of embed [Internet]. Merriam-Webster; c2022 [cited 2020 Jun 24]. Available from: <https://www.merriam-webster.com/dictionary/embed>.
- [2] Bar-Cohen A, Maurer JJ, Sivananthan A. Near-junction microfluidic cooling for wide bandgap devices. *MRS Adv* 2016;1(2):181–95.
- [3] Bhopste S, Desu SB, Sammakia B. An integrated nano-structured heat spreader for high heat flux electronic systems. In: Proceedings of the 14th International Heat Transfer Conference; 2010 Aug 8–13; Washington, DC, USA. New York City: ASME; 2010. p. 629–35.
- [4] Xu H, Pavlidis VF, De Micheli G. Analytical heat transfer model for thermal through-silicon vias. In: Proceedings of 2011 Design, Automation & Test in Europe (DATE); 2011 Mar 14–18; Grenoble, France. IEEE; 2011. p. 1–6.
- [5] Kharangate CR, Jung KW, Jung S, Kong D, Schaadt J, Iyengar M, et al. Experimental investigation of embedded micropin-fins for single-phase heat transfer and pressure drop. *J Electron Packag* 2018;140(2):021001.
- [6] Zhang HY, Pinjala D, Wong TN, Toh KC, Joshi YK. Single-phase liquid cooled microchannel heat sink for electronic packages. *Appl Therm Eng* 2005;25(10):1472–87.
- [7] Jung KW, Kharangate CR, Lee H, Palko J, Zhou F, Asheghi M, et al. Embedded cooling with 3D manifold for vehicle power electronics application: single-phase thermal-fluid performance. *Int J Heat Mass Transf* 2019;130:1108–19.
- [8] Hanks DF, Lu Z, Narayanan S, Bagnall KR, Raj R, Xiao R, et al. Nanoporous evaporative device for advanced electronics thermal management. In: Proceedings of the Fourteenth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm); 2014 May 27–30; Orlando, FL, USA. IEEE; 2014. p. 290–5.
- [9] Birbarah P, Gebrael T, Foulkes T, Stillwell A, Moore A, Pilawa-Podgurski R, et al. Water immersion cooling of high power density electronics. *Int J Heat Mass Transf* 2020;147:118918.
- [10] Cray SR Jr, inventor; Cray Inc., assignee. Immersion cooled high density electronic assembly. United States patent US4590538A. 1986 May 20.
- [11] Stefanoski Z, inventor; Nvidia Corp., assignee. Embedded heat pipe in a hybrid cooling system. United States patent US7551442B2. 2009 Jun 23.
- [12] Meyer G. Heat pipes & vapor chambers design guidelines. Report. Santa Clara: Semi-Therm; 2016.
- [13] Conte AS, inventor; Sun Microsystems Inc., assignee. Cooling multi-chip modules using embedded heat pipes. United States patent US5355942A. 1994 Oct 18.
- [14] Zhang H, Hobbs D, Nolas GS, LeBlanc S. Laser additive manufacturing of powdered bismuth telluride. *J Mater Res* 2018;33(23):4031–9.
- [15] Carter MJ, El-Desouky A, Andre MA, Bardet P, LeBlanc S. Pulsed laser melting of bismuth telluride thermoelectric materials. *J Manuf Process* 2019;43(Part A):35–46.
- [16] Fleischer AS. Thermal energy storage using phase change materials: fundamentals and applications. Cham: Springer; 2015.
- [17] Schultz M, Yang F, Colgan E, Polastre R, Dang B, Tsang C, et al. Embedded two-phase cooling of large 3D compatible chips with radial channels. In: Proceedings of the ASME 2015 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems colocated with the ASME 2015 13th International Conference on Nanochannels, Microchannels, and Minichannels; 2015 Jul 6–9; San Francisco, CA, USA. New York City: ASME; 2015.
- [18] Pop E, Sinha S, Goodson KE. Heat generation and transport in nanometer-scale transistors. *Proc IEEE* 2006;94(8):1587–601.
- [19] Venkatadri V, Sammakia B, Srihari K, Santos D. A review of recent advances in thermal management in three dimensional chip stacks in electronic systems. *J Electron Packag* 2011;133(4):041011.
- [20] Hariharan G, Yip L, Chaware R, Singh I, Shen M, Ng K, et al. Reliability evaluations on 3DIC package beyond JEDEC. In: Proceedings of 2017 IEEE 67th Electronic Components and Technology Conference (ECTC); 2017 May 30–Jun 2; Orlando, FL, USA. IEEE; 2017. p. 1517–22.
- [21] Bar-Cohen A, Maurer JJ, Altman DH. Embedded cooling for wide bandgap power amplifiers: a review. *J Electron Packag* 2019;141(4):040803.
- [22] Rangarajan S, Schiffrès S, Sammakia B. Scaling limits, challenges, opportunities in embedded cooling. In: Bar-Cohen A, editor. *Encyclopedia of thermal packaging: thermal packaging tools*. New Jersey: World Scientific Publishing Company; 2021.
- [23] Azizi A, Schiffrès SN. Laser metal additive manufacturing on graphite. In: Proceedings of the 29th Annual International Solid Freeform Fabrication Symposium—An Additive Manufacturing Conference; 2018 Aug 13–15; Austin, TX, USA. Pittsburgh: TMS; 2018. p. 2315–24.
- [24] Azizi A, Daeumer MA, Schiffrès SN. Additive laser metal deposition onto silicon. *Addit Manuf* 2019;25:390–8.
- [25] Radmard V, Hadad Y, Azizi A, Rangarajan S, Hoang CH, Arvin C, et al. Direct micro-pin jet impingement cooling for high heat flux applications. In: Proceedings of 2020 36th Semiconductor Thermal Measurement, Modeling & Management Symposium (SEMI-THERM); 2020 Mar 16–20; San Jose, CA, USA. IEEE; 2020. p. 1–9.
- [26] Azizi A, Daeumer MA, Simmons JC, Sammakia BG, Murray BT, Schiffrès SN. Additive laser metal deposition onto silicon for enhanced microelectronics cooling. In: Proceedings of 2019 IEEE 69th Electronic Components and Technology Conference (ECTC); 2019 May 28–31; Las Vegas, NV, USA. IEEE; 2019. p. 1970–6.
- [27] Setiadi D, Liu H, inventors; Seagate Technology LLC, assignee. Chip having thermal vias and spreaders of CVD diamond. United States patent US20100140790A1. 2010 Jun 10.
- [28] Ali MA, Peterson CW, McNab KM, inventors; DirecTV Group Inc., assignee. Electronic structure having an embedded pyrolytic graphite heat sink material. United States patent US6075701A. 2000 Jun 13.
- [29] Dang B, Colgan E, Yang F, Schultz M, Liu Y, Chen Q, et al. Integration and packaging of embedded radial micro-channels for 3D chip cooling. In: Proceedings of 2016 IEEE 66th Electronic Components and Technology Conference (ECTC); 2016 May 31–Jun 3; Las Vegas, NV, USA. IEEE; 2016. p. 1271–7.
- [30] Tuckerman DB, Pease RFW. High-performance heat sinking for VLSI. *IEEE Electron Device Lett* 1981;2(5):126–9.
- [31] Back D, Drummond KP, Sinanis MD, Weibel JA, Garimella SV, Peroulis D, et al. Design, fabrication, and characterization of a compact hierarchical manifold microchannel heat sink array for two-phase cooling. *IEEE Trans Compon Packag Manuf Technol* 2019;9(7):1291–300.
- [32] Mandel RK, Bae DG, Ohadi MM. Embedded two-phase cooling of high flux electronics via press-fit and bonded FEEDS coolers. *J Electron Packag* 2018;140(3):031003.
- [33] Chu KH, Enright R, Wang EN. Structured surfaces for enhanced pool boiling heat transfer. *Appl Phys Lett* 2012;100(24):241603.
- [34] Chu KH, Jeong YS, Enright R, Buie CR, Wang EN. Hierarchically structured surfaces for boiling critical heat flux enhancement. *Appl Phys Lett* 2013;102(15):151602.
- [35] Bae DG, Mandel RK, Dessiatoun SV, Rajgopal S, Roberts SP, Mehregany M, et al. Embedded two-phase cooling of high heat flux electronics on silicon carbide (SiC) using thin-film evaporation and an enhanced delivery system (FEEDS) manifold-microchannel cooler. In: Proceedings of 2017 16th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm); 2017 May 30–Jun 2; Orlando, FL, USA; 2017.
- [36] Chainer TJ, Schultz MD, Parida PR, Gaynes MA. Improving data center energy efficiency with advanced thermal management. *IEEE Trans Compon Packag Manuf Technol* 2017;7(8):1228–39.
- [37] Sharma CS, Tiwari MK, Zimmermann S, Brunschweiler T, Schlottig G, Michel B, et al. Energy efficient hotspot-targeted embedded liquid cooling of electronics. *Appl Energy* 2015;138:414–22.
- [38] Drummond KP, Back D, Sinanis MD, Jones DB, Peroulis D, Weibel JA, et al. Characterization of hierarchical manifold microchannel heat sink arrays under simultaneous background and hotspot heating conditions. *Int J Heat Mass Transf* 2018;126(Part A):1289–301.
- [39] Shah RK, London AL. Laminar flow forced convection in ducts: a source book for compact heat exchanger analytical data. New York City: Academic Press; 1978.
- [40] Song S, Au V, Moran KP. Constriction/spreading resistance model for electronics packaging. In: Proceedings of the 4th ASME/JSM Thermal Engineering Joint Conference; 1995 Mar 19–24; Maui, HI, USA. New York City: ASME; 1995. p. 199–206.
- [41] Saylor JR, Bar-Cohen A, Lee TY, Simon TW, Tong W, Wu PS. Fluid selection and property effects in single- and two-phase immersion cooling (of electronic components). *IEEE Trans Compon Hybrids Manuf Technol* 1988;11(4):557–65.
- [42] Kottke PA, Yun TM, Green CE, Joshi YK, Fedorov AG. Two-phase convective cooling for ultrahigh power dissipation in microprocessors. *J Heat Transfer* 2016;138(1):011501.
- [43] Xiang X, Liu W, Fan A. Comparison between the cooling performances of micro-jet impingement systems using liquid metal and water as coolants for high power electronics. *Int J Therm Sci* 2022;173:107375.
- [44] Narayan V, Yao SC. Modeling and optimization of micro-channel heat sinks for the cooling of 3D stacked integrated circuits. In: Proceedings of the ASME 2011 International Mechanical Engineering Congress and Exposition; 2011 Nov 11–17; Denver, CO, USA. New York City: ASME; 2011. p. 999–1011.
- [45] Lin L, Ponnappan R. Heat transfer characteristics of spray cooling in a closed loop. *Int J Heat Mass Transf* 2003;46(20):3737–46.
- [46] Anacker W. Liquid cooling of integrated circuit chips. In: IBM technical disclosure bulletin. Armonk: IBM; 1978. p. 3742–3.
- [47] Chen W, Bottoms B. Heterogeneous integration roadmap: driving force and enabling technology for systems of the future. In: Proceedings of 2019 Symposium on VLSI Technology; 2019 Jun 9–14; Kyoto, Japan. IEEE; 2019. p. T50–T51.

- [48] May C, Mizerak J, Earley D, Malouin B. Thermal performance of modular microconvective heat sinks for multi-die processor assemblies. In: Proceedings of ASME 2021 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems; 2021 Oct 26–28; online. New York City: ASME; 2021.
- [49] Chen RH, Chow LC, Navedo JE. Effects of spray characteristics on critical heat flux in subcooled water spray cooling. *Int J Heat Mass Transf* 2002;45(19):4033–43.
- [50] Hanks DF, Lu Z, Sircar J, Kinefuchi I, Bagnall KR, Salamon TR, et al. High heat flux evaporation of low surface tension liquids from nanoporous membranes. *ACS Appl Mater Interfaces* 2020;12(6):7232–8.
- [51] Li Y, Chen H, Xiao S, Alibakhshi MA, Lo CW, Lu MC, et al. Ultrafast diameter-dependent water evaporation from nanopores. *ACS Nano* 2019;13(3):3363–72.
- [52] Kandlikar SG, Grande WJ. Evolution of microchannel flow passages—thermohydraulic performance and fabrication technology. *Heat Transf Eng* 2003;24(1):3–17.
- [53] Rajan SK, Ramakrishnan B, Alissa H, Kim W, Belady C, Bakir MS. Integrated silicon microfluidic cooling of a high-power overlocked CPU for efficient thermal management. *IEEE Access* 2022;2022(10):59259–69.
- [54] Bar-Cohen A, Asheghi M, Chainer TJ, Garimella SV, Goodson K, Gorle C, et al. The ICECool fundamentals effort on evaporative cooling of microelectronics. *IEEE Trans Compon Packag Manuf Technol* 2021;11(10):1546–64.
- [55] Woodcock C, Ng'oma C, Sweet M, Wang Y, Peles Y, Plawsky J. Ultra-high heat flux dissipation with Piranha Pin Fins. *Int J Heat Mass Transf* 2019;128:504–15.
- [56] Nasr MH, Green CE, Kottke PA, Zhang X, Sarvey TE, Joshi YK, et al. Hotspot thermal management with flow boiling of refrigerant in ultrasmall microgaps. *J Electron Packag* 2017;139(1):011006.
- [57] Conrad M, De Doncker RW, Schniedenharn M, Diatlov A. Packaging for power semiconductors based on the 3D printing technology selective laser melting. In: Proceedings of 2014 16th European Conference on Power Electronics and Applications; 2014 Aug 26–28; Lappeenranta, Finland. IEEE; 2014. p. 1–7.
- [58] Conrad M, Diatlov A, De Doncker RW. Implementation aspects of on-chip printed micro heat sinks for power semiconductors. In: Proceedings of 2015 IEEE Energy Conversion Congress and Exposition (ECCE); 2015 Sep 20–24; Montreal, QC, Canada. IEEE; 2015. p. 5716–23.
- [59] Conrad M, Diatlov A, De Doncker RW. Purpose, potential and realization of chip-attached micro-pin fin heat sinks. *Microelectron Reliab* 2015;55(9–10):1992–6.
- [60] Roy NK, Dibua OG, Jou W, He F, Jeong J, Wang Y, et al. A comprehensive study of the sintering of copper nanoparticles using femtosecond, nanosecond, and continuous wave lasers. *J Micro Nano-Manuf* 2018;6(1):010903.
- [61] Roy NK, Behera D, Dibua OG, Foong CS, Cullinan MA. A novel microscale selective laser sintering (μ -SLS) process for the fabrication of microelectronic parts. *Microsyst Nanoeng* 2019;5(1):1–14.
- [62] Bhatti MS, Parisi MJ, Hayes AR, inventors; Coolit Systems Inc., assignee. Microchannel heat sink. United States patent US7331378B2. 2008 Feb 19.
- [63] An index of patents with Donald Tilton listed as an inventor [Internet]. Radaris; c2022 [cited 2020 Aug 6]. Available from: <https://radaris.com/f/Donald/Tilton/Inventor>.
- [64] Andry PS, Colgan EG, Mok LS, Patel CS, Seeger DE, inventors; GlobalFoundries US Inc., assignee. Semiconductor integrated circuit chip packages having integrated microchannel cooling modules. United States patent US7230334B2. 2007 Jun 12.
- [65] Lee PS, Garimella SV, Liu D. Investigation of heat transfer in rectangular microchannels. *Int J Heat Mass Transf* 2005;48(9):1688–704.
- [66] Gonzalez-Valle CU, Samir S, Ramos-Alvarado B. Experimental investigation of the cooling performance of 3D printed hybrid water-cooled heat sinks. *Appl Therm Eng* 2020;168:114823.
- [67] Olson JR, Pohl RO, Vandersande JW, Zoltan A, Anthony TR, Banholzer WF. Thermal conductivity of diamond between 170 and 1200 K and the isotope effect. *Phys Rev B* 1993;47(22):14850–6.
- [68] McConnell AD, Uma S, Goodson KE. Thermal conductivity of doped polysilicon layers. *J Microelectromech Syst* 2001;10(3):360–9.
- [69] Monachon C, Weber L, Dames C. Thermal boundary conductance: a materials science perspective. *Annu Rev Mater Res* 2016;46:433–63.
- [70] Assy A, Gomès S. Heat transfer at nanoscale contacts investigated with scanning thermal microscopy. *Appl Phys Lett* 2015;107(4):043105.
- [71] Swartz ET, Pohl RO. Thermal boundary resistance. *Rev Mod Phys* 1989;61(3):605–68.
- [72] Hopkins PE, Phinney LM, Serrano JR, Beechem TE. Effects of surface roughness and oxide layer on the thermal boundary conductance at aluminum/silicon interfaces. In: Proceedings of 2010 14th International Heat Transfer Conference; 2010 Aug 8–13; Washington, DC, USA. New York City: ASME; 2010. p. 313–9.
- [73] Schiffrès SN, Harish S, Maruyama S, Shiomi J, Malen JA. Tunable electrical and thermal transport in ice-templated multilayer graphene nanocomposites through freezing rate control. *ACS Nano* 2013;7(12):11183–9.
- [74] Majumdar S, Sierra-Suarez JA, Schiffrès SN, Ong WL, Higgs III CF, McGaughey AJ, et al. Vibrational mismatch of metal leads controls thermal conductance of self-assembled monolayer junctions. *Nano Lett* 2015;15(5):2985–91.
- [75] Chrysler GM, Prasher R, inventors; TAHOE RESEARCH LTD., assignee. Integrated micro channels and manifold/plenum using separate silicon or low-cost polycrystalline silicon. United States patent US6992382B2. 2006 Jan 31.
- [76] Bezama RJ, Colgan EG, Magerlein JH, Schmidt RR, inventors; GlobalFoundries US Inc., assignee. Apparatus and methods for microchannel cooling of semiconductor integrated circuit packages. United States patent US7139172B2. 2006 Nov 21.
- [77] Hodes MS, Kolodner PR, Krupenkin TN, Lee W, Lyons AM, Salamon TR, et al., inventors; Nokia of America Corp., assignee. Techniques for microchannel cooling. United States patent US7204298B2. 2007 Apr 17.
- [78] Altman DH, Gupta A, Tyhach M. Development of a diamond microfluidics-based intra-chip cooling technology for GaN. In: Proceedings of ASME 2015 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems collocated with the ASME 2015 13th International Conference on Nanochannels, Microchannels, and Minichannels; 2015 Jul 6–9; San Francisco, CA, USA. New York City: ASME; 2015.
- [79] Campbell G, Eppich H, Lang K, Creamer C, Yurovchak T, Chu K, et al. Advanced cooling designs for GaN-on-diamond MMICs. In: Proceedings of ASME 2015 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems collocated with the ASME 2015 13th International Conference on Nanochannels, Microchannels, and Minichannels; 2015 Jul 6–9; San Francisco, CA, USA. New York City: ASME; 2015.
- [80] Drummond KP, Weibel JA, Garimella SV, Back D, Janes DB, Sinanis MD, et al. Evaporative intrachip hotspot cooling with a hierarchical manifold microchannel heat sink array. In: Proceedings of 2016 15th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm); 2016 May 31–Jun 3; Las Vegas, NV, USA. IEEE; 2016. p. 307–15.
- [81] Radmard V, Hadad Y, Rangarajan S, Hoang CH, Fallahtafi N, Arvin CL, et al. Multi-objective optimization of a chip-attached micro pin fin liquid cooling system. *Appl Therm Eng* 2021;195:117187.
- [82] Radmard V, Azizi A, Rangarajan S, Fallahtafi N, Hoang CH, Mohsenian G, et al. Performance analysis of impinging chip-attached micro pin fin direct liquid cooling package for hotspot targeted applications. In: Proceedings of 2021 20th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm); 2021 Jun 1–4; San Diego, CA, USA. IEEE; 2021. p. 220–8.
- [83] Fallahtafi N, Rangarajan S, Hadad Y, Arvin C, Sikka K, Hoang CH, et al. Shape optimization of hotspot targeted micro pin fins for heterogeneous integration applications. *Int J Heat Mass Transf* 2022;192:122897.
- [84] Manaserh YMA, Gharabeh AR, Tradat MI, Rangarajan S, Sammakia BG, Alissa HA. Multi-objective optimization of 3D printed liquid cooled heat sink with guide vanes for targeting hotspots in high heat flux electronics. *Int J Heat Mass Transf* 2022;184:122287.
- [85] Patil CM, Kandlikar SG. Pool boiling enhancement through microporous coatings selectively electrodeposited on fin tops of open microchannels. *Int J Heat Mass Transf* 2014;79:816–28.
- [86] Xu ZG, Zhao CY. Experimental study on pool boiling heat transfer in gradient metal foams. *Int J Heat Mass Transf* 2015;58:824–9.
- [87] Liang G, Mudawar I. Review of pool boiling enhancement by surface modification. *Int J Heat Mass Transf* 2019;128:892–933.
- [88] Wong KK, Leong KC. Saturated pool boiling enhancement using porous lattice structures produced by selective laser melting. *Int J Heat Mass Transf* 2018;121:46–63.
- [89] MacNamara RJ, Lupton TL, Lupoi R, Robinson AJ. Enhanced nucleate pool boiling on copper-diamond textured surfaces. *Appl Therm Eng* 2019;162:114145.
- [90] Gess JL, Bhavnani SH, Johnson RW. Experimental investigation of a direct liquid immersion cooled prototype for high performance electronic systems. *IEEE Trans Compon Packag Manuf Technol* 2015;5(10):1451–64.
- [91] Al Masri M, Cioulachtjian S, Veillas C, Verrier I, Jourlin Y, Ibrahim J, et al. Nucleate boiling on ultra-smooth surfaces: explosive incipience and homogeneous density of nucleation sites. *Exp Therm Fluid Sci* 2017;88:24–36.
- [92] Kim J, Jun S, Laksanarain R, You SM. Effect of surface roughness on pool boiling heat transfer at a heated surface having moderate wettability. *Int J Heat Mass Transf* 2016;101:992–1002.
- [93] Klein GJ, Westwater JW. Heat transfer from multiple spines to boiling liquids. *AIChE J* 1971;17(5):1050–6.
- [94] Rainey KN, You SM. Pool boiling heat transfer from plain and microporous, square pin-finned surfaces in saturated FC-72. *J Heat Transfer* 2000;122(3):509–16.
- [95] Zhang M, Lian K. Using bulk micromachined structures to enhance pool boiling heat transfer. *Microsyst Technol* 2008;14(9–11):1499–505.
- [96] Honda H, Takamatsu H, Wei JJ. Enhanced boiling of FC-72 on silicon chips with micro-pin-fins and submicron-scale roughness. *J Heat Transfer* 2002;124(2):383–90.
- [97] Xu J, Ji X, Zhang W, Liu G. Pool boiling heat transfer of ultra-light copper foam with open cells. *Int J Multiph Flow* 2008;34(11):1008–22.
- [98] Yang Y, Ji X, Xu J. Pool boiling heat transfer on copper foam covers with water as working fluid. *Int J Therm Sci* 2010;49(7):1227–37.
- [99] Jun S, Kim J, You SM, Kim HY. Effect of heater orientation on pool boiling heat transfer from sintered copper microporous coating in saturated water. *Int J Heat Mass Transf* 2016;103:277–84.
- [100] Haghsheenas K, Setz B, Bloch Y, Aiello M. Enough hot air: the role of immersion cooling. 2022. arXiv:2205.04257.
- [101] Ramakrishnan B, Alissa H, Manousakis I, Lankston R, Bianchini R, Kim W, et al. CPU overlocking: a performance assessment of air, cold plates, and two-phase immersion cooling. *IEEE Trans Compon Packag Manuf Technol* 2021;11(10):1703–15.