

# GaN-Based Threshold Switching Behaviors at High Temperatures Enabled by Interface Engineering for Harsh Environment Memory Applications

Kai Fu, Shisong Luo, Houqiang Fu, Kevin Hatch, Shanthan Reddy Alugubelli, Hanxiao Liu, Tao Li, Mingfei Xu, Zhaobo Mei, Ziyi He, Jingan Zhou, Cheng Chang, Fernando A. Ponce, Robert Nemanich, and Yuji Zhao

**Abstract**—We demonstrate threshold switching behaviors with working temperatures up to 500°C based on GaN vertical  $p$ - $n$  diodes, and these devices survived a passive test in a simulated Venus environment (460°C, ~ 94 bar, CO<sub>2</sub> gas flow) for 10 days. This is realized via interface engineering through an etch-then-regrow process combination with a Ga<sub>2</sub>O<sub>3</sub> interlayer. It is hypothesized the traps in the interfacial layer can form/rupture a conductive path by trapping/detrapping electrons/holes, which are responsible for the observed threshold switching behaviors. To the best of our knowledge, this is the first demonstration of two-terminal threshold-switching memory devices under such high temperatures. These results can serve as a critical reference for the future development of GaN-based memory devices for harsh environment applications.

**Index Terms** — GaN, Ga<sub>2</sub>O<sub>3</sub>, wide bandgap semiconductor,  $p$ - $n$  diodes, interface engineering, threshold switching, memory, high temperature, Venus, harsh environment.

## I. INTRODUCTION

RECENT years have seen intensive research interests in resistive random access memory (RRAM) from both industries and academia due to its great potential in non-volatile memory (NVM) [1], neuromorphic computing [2]-[3], compute-in-memory systems [4], and artificial intelligence [5]. RRAM has excellent scalability, fast write/read speed, and low programming voltage, which is beneficial for large-scale and high-density NVM. There are two major RRAM array structures: one-transistor and one resistor (1T1R) and crossbar. Compared with the 1T1R arrays, crossbar arrays, consisting of rows and columns perpendicular to each other with RRAM cells sandwiched in between, exhibit smaller cell area, and better scalability. But the sneak path current through unselected cells in the array presents a significant challenge due to the degradation of read and write margin and increased power

This work was supported in part by NASA HOTTech Program under Grant 80NSSC17K0768. This work was sponsored in part by ULTRA, an Energy Frontier Research Center funded by the US Department of Energy (DOE), Office of Science, Basic Energy Sciences (BES), under Award No. DE-SC0021230, in part by CHIMES, one of the seven centers in JUMP 2.0, a Semiconductor Research Corporation (SRC) program sponsored by DARPA, in part by the NanoFab through NSF under Contract ECCS-1542160, and in part by National Science Foundation (NSF) under Award # 2302696. (Kai Fu and Shisong Luo contributed equally to this work.) (Corresponding authors: Kai Fu; Yuji Zhao.)

K. Fu is with the School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ 85287 USA, Department of Electrical and Computer Engineering, Rice University, Houston, TX 77005, USA, and Department of Electrical and Computer Engineering, University of Utah, Salt Lake City, UT 84112, USA. S. Luo, T. Li, M. Xu, Z. Mei and C. Chang are with the Department of Electrical and Computer Engineering, Rice University, Houston, TX 77005, USA. H. Fu and Z. He are with the School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ 85287 USA. K. Hatch, S. R. Alugubelli, H. Liu, F. A. Ponce and R. Nemanich are with the Department of Physics, Arizona State University, Tempe, Arizona 85287-1504. J. Zhou and Y. Zhao are with the School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ 85287 USA, Department of Electrical and Computer Engineering and Rice University, Houston, TX 77005, USA. (e-mail: kai.fu@utah.edu and yuji.zhao@rice.edu)

consumption. To reduce the sneak path, the threshold switching selectors with strong  $I$ - $V$  nonlinearities are desired to be added in series with RRAM cell [6]-[9].

Many oxides have exhibited resistive and threshold switching behaviors [10]-[12] such as TiO<sub>x</sub>, ZnO<sub>x</sub>, NiO, AlO<sub>x</sub>, TiN/HfO<sub>2</sub>, etc. However, most of the reported devices showed a working temperature of below 200°C and radiation sensitivity, which limit their potential applications in harsh environments such as space and high temperatures [13]. Recently, III-nitrides have also been reported to show resistive switching behaviors [14], [15]. III-nitride materials are thermally and chemically stable and have already been widely used in various optoelectronics and electronics, e.g., light-emitting diodes [16]-[17], power electronics [18]-[19], and high-temperature mixed-signal and RF electronics [20]-[23]. Developing high-performance III-nitride-based threshold switching devices can open doors for new generation GaN based RRAM arrays and integrated circuits in harsh environments.

In this work, we demonstrate the GaN based threshold switching behaviors with stable high-temperature performance up to 500°C for the first time, which is much higher than our previous report [24]. They also survived a passive test in a simulated Venus environment for 10 days.

## II. GAN THRESHOLD SWITING BEHAVIORS




Fig. 1. (a) Schematic cross section of the GaN diode. (b) Schematics of the fabrication process of GaN diode based on etch-then-regrow process.

As shown in Fig. 1, the GaN  $p$ - $n$  diodes were fabricated by an etch-then-regrow process. Samples were homoepitaxially grown by MOCVD on  $c$ -plane  $n$ -GaN substrates. An unintentionally doped (UID)-GaN (4  $\mu\text{m}$ ,  $10^{16} \text{ cm}^{-3}$ ) was first grown on the GaN substrate. Then 500 nm GaN was etched away to form an etched surface by ICP, followed by 50 nm UID-GaN as an insertion layer and 1  $\mu\text{m}$   $p$ -GaN successively regrown on the etched surface by MOCVD. The top and

bottom electrodes were formed by metal stacks of Pd/Ni/Au and Ti/Al/Ni/Au, respectively. The etch-then-regrow process introduced a large amount of Si and O atoms according to secondary-ion-mass spectrometry results and an interfacial layer was formed after the etch-then-regrow process according to transmission electron microscopy results, which has been reported in our previous works [25]-[26].

Fig. 2(a) shows the resistive switching characteristics of the GaN diode after the forming process through a soft reverse breakdown. The threshold voltage ( $V_{th}$ ) was  $\sim 14$  V and hold voltage ( $V_{hold}$ ) was  $\sim 4$  V, which were universally observed for multiple devices. We could also calculate the ON current density of  $\sim 40$  A/cm<sup>2</sup> and OFF current density of  $\sim 0.4$  A/cm<sup>2</sup> after dividing the current by the device's area. The threshold switching behavior was only observed at positive bias since the device contains a  $p$ - $n$  diode. Due to this fact, the emission of blue light from the  $p$ - $n$  junction could also be used as an indicator for the switching process between the ON state and the OFF state (Fig. 2(b)). This device could robustly work at 25  $\sim$  300°C and survive 1000 cycles test at 300°C, which has been reported in our previous work [24].




Fig. 2. (a)  $I$ - $V$  curve of GaN diode after the forming process. Numbers and arrows indicate the sequence of voltage sweeping. (b) Top: ON state of GaN selector with light emission. Bottom: OFF state without light emission. (c) Current at  $V_{th}$  as a function of temperature. The thermal activation energy for the detrapping process is 112 meV.

The current at  $V_{th}$  at OFF state as a function of temperature is shown in Fig. 2(c). The decrease in the current with increasing temperatures is due to a thermal detrapping effect. The temperature dependence of the current can be expressed as [27]

$$I = I_0 \exp\left(\frac{E_a}{kT}\right) \quad (1)$$

where  $k$  is the Boltzmann constant and  $E_a$  is the thermal activation energy.  $E_a$  refers to the thermal detrapping energy in this work, which is 112 meV by fitting the experimental data. In our previous study, we reported that trap-assisted space charge limited current theory could explain the  $I$ - $V$  characteristic in Fig. 2(a) [24]. Further, as shown in Fig. 2 (c),

the energy difference between detrapping energy level and  $E_c/E_v$  is 112 meV.




Fig. 3. Energy band diagrams for GaN diode at different voltages. (a) No insulation layer before the forming process. (b) Insulation layer forms at the regrowth interface after the forming process. (c) Voltage drops on the  $p$ - $n$  junction and insulation layer. (d) Injection happens. (e) Conductive path forms due to the injection when above  $V_{th}$ . (f) Device behaves like a traditional  $p$ - $n$  diode and detrapping happens. (g) Conductive path disappears due to the detrapping. (h) High temperature enhances the detrapping. (i)  $C$ - $V$  characteristics of forward and backward sweeping. (j) Resistance and capacitance of backward sweeping.

Expired by trap-assisted space charge limited current theory, we proposed a physical mechanism to explain the observed threshold switching behaviors in the GaN diode [28]-[29]. Electron/hole traps in the interfacial layer form/rupture a conductive path by trapping/detrapping electrons/holes. Energy band diagrams for the GaN diode at different voltages are shown in Fig. 3. Before the forming process, the device behaves like a conventional  $p$ - $n$  diode (Fig. 3(a)). The details of the forming process have been reported in our previous work [24]. After the forming process, an insulation layer containing many traps may form at the regrowth interface (Fig. 3(b)). When a low positive bias ( $< V_{hold}$ ) is applied to the device, the positive bias mainly drops across the  $p$ - $n$  junction and then the insulation layer (Fig. 3(c)). Therefore, the current of the device is very low and the device is at OFF state. Meanwhile, the electrons/holes are trapped by the interfacial traps (Fig. 3(d)) and therefore the emission of blue light is not observed. When the positive bias increases to  $\sim V_{th}$ , a conductive path forms by trapping enough electrons/holes (Fig. 3(e)). Then the insulator behaves like a conductive layer with low resistance and the device behaves like a conventional  $p$ - $n$  diode (ON state). The emission of blue light is observed until the voltage decreases to  $\sim V_{hold}$  (Fig. 2(b) and Fig. 3(f)). When the voltage continues to decrease below  $\sim V_{hold}$ , few carriers are trapped by the traps because the  $p$ - $n$  junction is turned off, i.e., OFF state (Fig. 3(g)). With increasing temperature, more electrons/holes detrapp from interfacial traps to the conduction/valence band and then drift to  $n$ -GaN/ $p$ -GaN

under the built-in electrical field in the diode's space charge region. The direction of the drift current origin from detrapping is opposite to that of the injection current (Fig. 3(h)). Therefore,  $V_{th}$  increases and  $I_{off}$  decreases with increasing temperature. The decrease of current at OFF state with increasing temperature is also due to the thermal detrapping effect. Besides, because most of the voltages drop on the  $p$ - $n$  diode at the reverse bias, the threshold switching behavior is negligible at the reverse bias.

$C$ - $V$  characteristics of forward and backward sweeping are conducted to support the above mechanics. Fig. 3(i) shows a clear difference in integral areas of capacitance-voltage ( $C$ - $V$ ) curves by forward and backward sweeping. This indicates that a lot of charges were trapped during voltage sweeping from OFF state to ON state. Specifically, the trapped charges ( $Q_1$ ) are approximately 1.26 nC. According to the forward sweeping  $C$ - $V$  curve, the injection charge ( $Q_2$ ) is 0.72 nC when bias increases from 0 V to 14 V. When the bias is higher than 14 V, the conductive path will form, and this is the reason why a  $V_{th}$  of  $\sim 14$  V is obtained in Fig. 2(a). According to the backward sweeping  $I$ - $V$  curve in Fig. 2(a) and  $C$ - $V$  curve in Fig. 3 (i), the device's resistance and capacitance during backward sweeping are illustrated in Fig. 3 (j). A sharp increase in resistance and decrease in capacitance is observed from 4.5 V to 3.5 V, indicating the conductive path disappearance. This is the origin of a  $V_{hold}$  at 4 V. Therefore, our proposed physical mechanism could explain these experimental phenomena.

### III. ENHANCED HIGH TEMPERATURE PERFORMANCE

The device based on the etch-then-regrow process can work up to 300°C. However, the threshold switching behavior disappeared at higher than 350°C due to the strong thermal detrapping effect. Meanwhile, based on the mechanism discussed above, the key factor for the GaN threshold switching behavior is the interfacial layer with traps. Therefore, an intentional interlayer could be helpful to make the device more controllable with better high-temperature performance.

As the native oxide of GaN,  $Ga_2O_3$  is a promising candidate for the interfacial layer with a small lattice mismatch ( $< 5\%$ ). Fig. 4(a) and 4(b) show the fabrication process of diodes with 1 nm  $Ga_2O_3$  as the interlayer by plasma-enhanced atomic layer deposition (PEALD). Trimethylgallium (TMG) and  $O_2$  plasma were used to grow  $Ga_2O_3$  at 200°C. Trimethylgallium (TMG, 99.998%, Strem Chemicals, Inc) was used as the Ga source and delivered into the reactor using Ar carrier gas (99.999%) with a flow rate 2.0 sccm, resulting in a pressure transient of 200 mTorr. TMG was pulsed for 0.1 s into Ar carrier gas, followed by a 30 s exposure. The chamber was purged between exposures for 30 s using a 30.0 sccm  $N_2$  (99.999%) flow.  $O_2$  plasma was generated using a 13.56 MHz RF generator with an  $O_2$  (99.999%) flow rate of 30.0 sccm. A throttling valve is used to maintain a pressure of 100 mTorr.  $O_2$  pressure stabilized for 5 s before plasma ignition, followed by 100 W plasma exposure for 10 s. Further description of this PEALD process has been reported [30]. The broadening of the Ga 3d peak in XPS spectra shows the bonding of Ga to O (Fig. 4(c)). The  $Ga_2O_3$  interlayer was found to be effective in improving the high-temperature performance of the selector which can work up to 500°C (Fig. 4(d)). The decrease of  $V_{th}$

could be explained by the reduced trapped charges after introducing  $Ga_2O_3$ .  $V_{th}$  of the device first increased and then decreased with increasing temperatures (Fig. 4(e)). This nonlinear variation is due to the thermally enhanced detrapping and trapping processes (Fig. 4(f)). According to the explanation of Fig. 3 (h), the detrapping from interfacial traps increased the  $V_{th}$  at 25  $\sim$  300°C. At 300 $\sim$ 500°C, thermally activated intrinsic carrier densities in  $p$  GaN and  $n$  GaN increased rapidly. The injection of thermal activation carriers into traps decreased the  $V_{th}$ .




Fig. 4. (a) Schematic cross-section of the GaN diode with a  $Ga_2O_3$  interlayer. (b) Schematics of the fabrication process of GaN diode with a  $Ga_2O_3$  interlayer. (c) XPS spectra of Ga 3d for the sample before and after depositing 1 nm  $Ga_2O_3$ . (d)  $I$ - $V$  curves of GaN selectors with a  $Ga_2O_3$  interlayer at 24  $\sim$  500°C. (e)  $V_{th}$  as a function of temperature for the GaN diode with a  $Ga_2O_3$  interlayer. (f) Energy band diagram of GaN diode with a  $Ga_2O_3$  interlayer.

The device under test (DUT) was placed in a simulated Venus environment (460°C,  $\sim 94$  bar,  $CO_2$  gas flow) over 10 days in the University of Arkansas chamber (Fig. 5(a)). A comparison of the  $I$ - $V$  curves reveals that the threshold switching behavior of the device was maintained even though there is without passivation, which indicates that this device is a promising candidate for selector in NVM or volatile memory for harsh environment applications. However, the  $V_{th}$  and  $V_{hold}$



are significantly increased (Fig.5 (b)), which might be caused by  $p$ -GaN conductivity degradation, surface damage, increased trapping density at the regrown interface, and/or electrode metal degradation after a harsh environment test. And the performance should be more stable. Introducing suitable passivation layer could improve the stability by maintaining the  $p$ -GaN conductivity and protecting the device surface from thermal damage, and consequently improve the device's robustness operation in harsh environments. It should be noted that the trapped charges varied at devices. Therefore,  $V_{th}$  of the device in Fig.5 (b) is different from that in Fig.4 (d).




Fig. 5. (a) DUT placed in simulated Venus's environment for the passive test. (b)  $I$ - $V$  curve before and after the passive test.

A summary of GaN-based high-temperature memory reported in the literature is presented in Table 1. To the best of our knowledge, this is the first demonstration of two-terminal GaN-based memory with working temperatures up to 500°C and surviving a passive test in a simulated Venus environment.

TABLE I  
SUMMARY OF GAN-BASED HIGH-TEMPERATURE MEMORY

Ref	Two terminal or multi terminal memory	Memory cell	Highest Temp (°C)	Active or passive test in simulated Venus environment
[30] 2021		6 transistor SRAM	300	-
[31] 2021	Multi terminal	D flip-flop	160	-
[32] 2022		1 transistor	200	-
[21] 2023		D flip-flop	500	-
[24] 2019		p-n diode	300	-
<b>This work</b>	<b>Two terminal</b>	<b>p-n diode with Ga<sub>2</sub>O<sub>3</sub> interlayer</b>	<b>500</b>	<b>Passive test</b>

#### IV. CONCLUSION

GaN based threshold switching selectors working up to 500°C were realized via interface engineering through an etch-then-regrow process in combination with a Ga<sub>2</sub>O<sub>3</sub> interlayer. It is hypothesized that the traps in the interfacial layer can form/rupture a conductive path by trapping/detrapping electrons/holes, which are responsible for the observed threshold switching behavior. The addition of Ga<sub>2</sub>O<sub>3</sub> interlayer prior to the regrowth can remarkably improve the selector thermal performance. The device threshold switching behavior was maintained after a passive test in a simulated Venus environment chamber over 10 days. The result is an important reference for developing GaN-based memory devices for harsh environment applications.

#### ACKNOWLEDGEMENT

The authors would like to acknowledge the use of facilities within the Eyring Materials Center at Arizona State University and the chamber with a simulated Venus environment at University of Arkansas. The device fabrication was performed at the Eyring Materials Center at Arizona State University.

#### REFERENCES

- [1] H. S. P. Wong, H. Lee, S. Yu, Y. Chen, Y. Wu, P. Chen, B. Lee, F. T. Chen, and M. Tsai, "Metal-oxide RRAM", *Proc. IEEE*, vol. 100, no. 6, pp. 1951-1970, Jun. 2012. doi: 10.1109/jproc.2012.2190369.
- [2] S. Yu, B. Gao, Z. Fang, H. Yu, J. Kang, and H. P. Wong, "A neuromorphic visual system using RRAM synaptic devices with sub-pJ energy and tolerance to variability: Experimental characterization and large-scale modeling", in *2012 IEEE International Electron Devices Meeting (IEDM)*, Dec 2012. doi: 10.1109/IEDM.2012.6479018 pp. 10.4.1-10.4.4.
- [3] S. Yu, P. Chen, Y. Cao, L. Xia, Y. Wang, and H. Wu, "Scaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect", in *2015 IEEE International Electron Devices Meeting (IEDM)*, Dec 2015. doi: 10.1109/IEDM.2015.7409718 pp. 17.3.1-17.3.4.
- [4] W. Wan, R. Kubendran, C. Schaefer, S. B. Eryilmaz, W. Zhang, D. Wu, S. Deiss, P. Raina, H. Qian, B. Gao, S. Joshi, H. Wu, H. P. Wong, and G. Cauwenberghs, "A compute-in-memory chip based on resistive random-access memory," *Nature*, vol. 608, no. 7923, pp. 504-512, Aug 2022. doi: 10.1038/s41586-022-04992-8.
- [5] S. Thomas, "Artificial intelligence on a resistive RAM chip," *Nature Electronics*, vol. 5, no. 9, pp. 544-544, Sep 2022. doi: 10.1038/s41928-022-00846-3.
- [6] S. Yu, "Resistive Random Access Memory (RRAM): From Devices to Array Architectures," in *2016 Synthesis Lectures on Emerging Engineering Technologies*. vol. 2, no.5, pp. 1-79, Mar 2016. doi: 10.1007/978-3-031-02030-8.
- [7] J. Yoo, J. Woo, J. Song, and H. Hwang, "Threshold switching behavior of Ag-Si based selector device and hydrogen doping effect on its characteristics," *AIP Advances*, vol. 5, no. 12, p. 127221, Dec 2015. doi: 10.1063/1.4938548.
- [8] K. Lee, J. W. Park, Y. Tchae, J. Yoon, K. Chung, H. Yoon, S. Lee, C. Yoon, B. Ho Park, and G. C. Yi, "Flexible resistive random access memory devices by using NiO (x) /GaN microdisk arrays fabricated on graphene films," *Nanotechnology*, vol. 28, no. 20, p. 205202, May 2017. doi: 10.1088/1361-6528/aa6763.
- [9] S. Jeonghwan, W. Jiyong, A. Prakash, L. Daeseok, and H. Hyunsang, "Threshold Selector With High Selectivity and Steep Slope for Cross-Point Memory Array," *IEEE Electron Device Letters*, vol. 36, no. 7, pp. 681-683, Jul 2015. doi: 10.1109/led.2015.2430332.
- [10] S. Lim, J. Yoo, J. Song, J. Woo, J. Park, and H. Hwang, "Excellent threshold switching device (I<sub>off</sub> ~ 1 pA) with atom-scale metal filament for steep slope (< 5 mV/dec), ultra low voltage (V<sub>dd</sub> = 0.25 V) FET applications," in *2016 IEEE International Electron Devices Meeting (IEDM)*, Dec 2016. doi: 10.1109/IEDM.2016.7838543 pp. 34.7.1-37.7.4.
- [11] D. H. Kwon, K. M. Kim, J. H. Jang, J. M. Jeon, M. H. Lee, G. H. Kim, X. S. Li, G. S. Park, B. Lee, S. Han, M. Kim, and C. S. Hwang, "Atomic structure of conducting nanofilaments in TiO<sub>2</sub> resistive switching memory", *Nature Nanotechnology*, vol. 5, pp. 148-153, Feb 2010. doi: 10.1038/nnano.2009.456.
- [12] P. Calka, E. Martinez, V. Delaue, D. Lafond, G. Audoit, D. Mariolle, N. Chevalier, H. Grampeix, C. Cagli, V. Jousseume and C. Guedj, "Chemical and structural properties of conducting nanofilaments in TiN/HfO<sub>2</sub>-based resistive switching structures," *Nanotechnology*, vol. 24, no. 8, p. 085706, Feb 2013. doi: 10.1088/0957-4484/24/8/085706.
- [13] M. Wang, S. H. Cai, C. Pan, C. Y. Wang, X. J. Lian, Y. Zhuo, K. Xu, T. J. Cao, X. Q. Pan, B. G. Wang, S. J. Liang, J. J. Yang, P. Wang, and F. Miao, "Robust memristors based on layered two-dimensional materials," *Nature Electronics*, vol. 1, no. 2, pp. 130-136, Feb 2018. doi: 10.1038/s41928-018-0021-4.
- [14] Y. Liu, T. P. Chen, P. Zhao, S. Zhang, S. Fung, and Y. Q. Fu, "Memory effect of Al-rich AlN films synthesized with rf magnetron sputtering," *Applied Physics Letters*, vol. 87, no. 3, p. 033112, Jul 2005. doi: 10.1063/1.2000337.

[15] Y. Chen, H. Song, H. Jiang, Z. Li, Z. Zhang, X. Sun, D. Li, and G. Miao, "Reproducible bipolar resistive switching in entire nitride AlN/n-GaN metal-insulator-semiconductor device and its mechanism," *Applied Physics Letters*, vol. 105, no. 19, p. 19350, Nov 2014. doi: 10.1063/1.4901747.

[16] Xue, J., Y. Zhao, S.-H. Oh, W. F. Herrington, J. S. Speck, S. P. DenBaars, S. Nakamura and R. J. Ram, "Thermally enhanced blue light-emitting diode," *Applied Physics Letters*, vol. 107, no. 12, p. 121109, Sep 2015. doi: 10.1063/1.4931365.

[17] Zhao, Y., S. Tanaka, C.-C. Pan, K. Fujito, D. Feezell, J. S. Speck, S. P. DenBaars and S. Nakamura, "High-Power Blue-Violet Semipolar (202̄1) InGaN/GaN Light-Emitting Diodes with Low Efficiency Droop at 200 A/cm²," *Applied Physics Express*, vol. 4, no. 8, pp. 082104, Jul 2011. doi: 10.1143/apex.4.082104.

[18] H. Fu, K. Fu, S. Chowdhury, T. Palacios, and Y. Zhao, "Vertical GaN Power Devices: Device Principles and Fabrication Technologies—Part II," *IEEE Transactions on Electron Devices*, vol. 68, no. 7, pp. 3212-3222, Jul 2021. doi: 10.1109/ted.2021.3083209.

[19] K. Fu, Z. He, C. Yang, J. Zhou, H. Fu, and Y. Zhao, "GaN-on-GaN p-i-n diodes with avalanche capability enabled by eliminating surface leakage with hydrogen plasma treatment," *Applied Physics Letters*, vol. 121, no. 9, p. 092103, Aug 2022. doi: 10.1063/5.0107677.

[20] M. Yuan, Q. Xie, K. Fu, T. Hossain, J. Niroula, J. Greer, N. Chowdhury, Y. Zhao, and T. Palacios, "GaN ring oscillators operational at 500 °C based on a GaN-on-Si platform", *IEEE Electron Device Letters*, vol. 43, no. 11, pp. 1842-1845, Nov 2022. doi: 10.1109/Led.2022.3204566.

[21] Q. Xie, M. Yuan, J. Niroula, B. Sikder, S. Luo, K. Fu, N. S. Rajput, A. B. Pranta, P. Yadav, Y. Zhao, N. Chowdhury, and T. Palacios, "Towards DTCO in high temperature GaN-on-Si technology: Arithmetic logic unit at 300 °C and CAD framework up to 500 °C," in *2023 Symposium on VLSI Technology and Circuits*, June 2023. doi: 10.23919/VLSITechnologyandCirc57934.2023.10185364.

[22] D. Maier, M. Alomari, N. Grandjean, J.-F. Carlin, M.-A. Diforte-Poisson, C. Dua, S. Delage, and E. Kohn, "InAlN/GaN HEMTs for operation in the 1000 °C regime: A first experiment," *IEEE Electron Device Letters*, vol. 33, no. 7, pp. 985 – 987, Jul 2012. doi: 10.1109/led.2012.2196972.

[23] Y. Mengyang, J. Niroula, Q. Xie, N. S. Rajput, K. Fu, S. Luo, Kumar Das, A. J. B. Iqbal, B. Sikder, M. F. Isamotu, M. Oh, S. R. Eisner, D. G. Senesky, G. W. Hunter, N. Chowdhury, Y. Zhao, T. Palacios. "Enhancement-Mode Gan Transistor Technology for Harsh Environment Operation." *IEEE Electron Device Letters*, May 2023. doi: 10.1109/led.2023.3279813.

[24] K. Fu, H. Fu, X. Huang, T.-H. Yang, H. Chen, I. Baranowski, J. Montes, C. Yang, J. Zhou, and Y. Zhao, "Threshold switching and memory behaviors of epitaxially regrown GaN-on-GaN vertical p-n diodes with high temperature stability", *IEEE Electron Device Letters*, vol. 40, no. 3, pp. 375-378, Mar 2019. doi: 10.1109/led.2019.2891391.

[25] K. Fu, H. Fu, H. Liu, S. R. Alugubelli, T.-H. Yang, X. Huang, H. Chen, I. Baranowski, J. Montes, F. A. Ponce, and Y. Zhao, "Investigation of GaN-on-GaN vertical p-n diode with regrown p-GaN by metalorganic chemical vapor deposition," *Applied Physics Letters*, vol. 113, no. 23, p. 233502, Dec 2018. doi: 10.1063/1.5052479.

[26] K. Fu, H. Fu, X. Huang, H. Chen, T.-H. Yang, J. Montes, C. Yang, J. Zhou, and Y. Zhao, "Demonstration of 1.27 kV etch-then-regrow GaN p-n junctions with low leakage for GaN power electronics," *IEEE Electron Device Letters*, vol. 40, no. 11, pp. 1728–1731, Nov 2019. doi: 10.1109/led.2019.2941830.

[27] Y. C. Yang, F. Pan, Q. Liu, M. Liu, and F. Zeng, "Fully Room-Temperature-Fabricated Nonvolatile Resistive Memory for Ultrafast and High-Density Memory Application," *Nano Letters*, vol. 9, no.4, pp. 1636-1643, Apr 2009. doi: 10.1021/nl900006g.

[28] F.-C. Chiu, "A Review on Conduction Mechanisms in Dielectric Films," *Advances in Materials Science and Engineering*, vol. 2014, pp. 1-18, 2014. doi: 10.1155/2014/578168.

[29] M. A. Lampert, "Simplified Theory of Space-Charge-Limited Currents in an Insulator with Traps," *Physical Review*, vol. 103, no. 6, pp. 1648-1656, 1956. doi: 10.1103/PhysRev.103.1648.

[30] N. Chowdhury, J. Jung, Q. Xie, M. Yuan, K. Cheng and T. Palacios, "Performance estimation of GaN CMOS technology", in *2021 Device Research Conference (DRC)*, Jun 2021. doi: 10.1109/DRC52342.2021.9467201 pp. 1-2.

[31] A. Hassan, J.-P. Noël, Y. Savaria and M. Sawan, "Circuit techniques in GaN technology for high-temperature environments", *Electronics*, vol. 11, no. 42, pp. 1-22, Dec 2021. doi: 10.3390/electronics11010042.

[32] T. Chen, Z. Zheng, S. Feng, L. Zhang, W. Song and K. J. Chen, "GaN Non-Volatile Memory Based on Junction Barrier-Controlled Bipolar Charge Trapping", *IEEE Electron Device Letters*, vol. 43, no. 5, pp. 697-700, Mar 2022. doi: <https://doi.org/10.1109/led.2022.3161010>.