

# A New Power efficient, wide-range PWM-based MPPT circuit for Ultra-low Power Energy Harvesters

Mostafa Abedi, Aatmesh Shrivastava  
Dept.of Electrical and Computer Engineering  
Northeastern University, Boston, USA  
abedi.mo@northeastern.edu, aatmesh@ece.neu.edu

**Abstract**—This paper presents a Pulse Width Modulation (PWM)-based Maximum Power Point Tracking (MPPT) approach suitable for low-power DC energy harvesting systems. A wide-range, low-power PWM scheme is achieved by incorporating one half-circuit of a single thyristor delay element. The proposed Thyristor-based PWM circuit achieves a wide duty cycle range of 2% to 60% while consuming 23nW to 80nW, making it an energy-efficient solution for various applications. The energy harvester attains a peak tracking efficiency of 99.9% and above 99% for a wide input power range. An integrated Power Change Detector (PCD) is proposed, which saves power by activating the MPPT circuit only when needed, reducing power consumption to 125nW. The performance is verified through simulation using 65nm CMOS technology.

**Keywords**—PWM, Thyristor, MPPT, Energy Harvesting, Boost Converter, Tracking Efficiency, Power Change Detector.

## I. INTRODUCTION

In the Internet of Things (IoT) applications, including biomedical contexts and healthcare settings, wireless sensor nodes often rely on ambient energy sources such as photovoltaic panels and thermo-electric generators [1]. Minimizing power consumption and optimizing harvested energy utilization is essential for extending the lifespan of IoT devices [2]. Optimizing ambient energy harvesting can significantly extend battery life or support battery-free sensor nodes in IoT devices. Inductor-based harvesters, such as boost converters for low-voltage sources, provide high efficiency to fulfill IoT energy needs [3]. Fig. 1 shows a Discontinuous Conduction Mode (DCM)-operating boost converter energy harvester that uses MPPT and gate-driver circuits to match the impedance of the converter and energy source, enabling maximum power transfer and improved efficiency in low-voltage energy harvesting. PWM is an effective approach for implementing MPPT in power converters; By modifying the duty cycle, MPPT circuits optimize power extraction through impedance matching between the converter and energy source. PWM allows precise duty cycle control to adapt to varying input power, with many studies proving its efficacy for MPPT [4]–[6]. Different PWM topologies have been suggested in the literature for various applications, including energy harvesting. Analog PWM is a common technique in this field [5], [7]–[9]; It involves comparing an analog reference voltage to a periodic ramp signal using a static comparator, which enables amplitude-to-time domain conversion for PWM generation. However, this approach is power-inefficient due to the continuously

This work is supported in part by National Science Foundation (NSF) under grant ECCS-2144703 and ECCS-2225368.




Fig. 1: Generic block diagram of an energy harvester with MPPT, and inductor current waveform.




Fig. 2: Proposed energy harvesting system architecture.

active comparator and the need for large capacitors to generate wide pulses. Counter-based PWM, a digital alternative to analog PWM, uses an  $n$ -bit counter to compare a generated ramp waveform with a digital code [10], [11]. This approach ensures input code and duty cycle linearity but increases power consumption due to higher clock frequencies. A tapped delay line-based PWM offers an alternative to counter-based PWM without the need for high clock frequency [12]–[15]. This architecture uses  $2^n$  cascaded delay elements and a  $2^n$ -input multiplexer to select different outputs of the delay cells which is suitable for low-power applications such as energy harvesters [16]–[18]. However, it demands a distinct delay cell for each delay increment/decrement, increasing complexity and power consumption, and is susceptible to linearity issues and PVT variations due to stage variations.

We propose an efficient PWM circuit using half of a single thyristor delay element, achieving a wide duty cycle range, low power consumption, linearity, and robustness against variations. The proposed PWM circuit is utilized in the proposed energy harvester (Fig. 2) to modulate the charging time of the inductor ( $t_{LS}$  in Fig. 1) through hill-climbing algorithm, thereby performing MPPT [19], [20].

In [20], circuits related to MPPT are turned off when a maximum power point is reached. This action conserves energy and prevents fluctuations around the maximum power point. However, in these scenarios, an external, periodic trigger is required to restart the MPPT circuit for the purpose of tracking variations in input power [21]. The unpredictable nature of ambient energy necessitates a quick MPPT trigger to keep up with input power changes, which can lead to higher power losses. To counter this issue, we have proposed




Fig. 3: (a) Thyristor-based delay element [22].(b) Core part of CMOS thyristor delay element




Fig. 4: Proposed LS-PWM.

an integrated power change detector (PCD) circuit that has the capability to trigger the MPPT circuit in response to unforeseen input power variations.

## II. SYSTEM ARCHITECTURE

The proposed system architecture, as illustrated in Fig. 2 comprises a boost converter, Power Change Detector (PCD), MPPT, power estimator (PE), and low-side (LS) / high-side (HS) generation units. The LS generator is PWM-based, and the HS generator operates based on zero current detection (ZCD). The method proposed in this design involves utilizing the proposed LS-PWM circuit to control the charging time of an inductor ( $t_{LS}$ ) for MPPT purposes. Therefore,  $t_{LS}$  is perturbed through the hill-climbing algorithm performed by the MPPT circuit ( [19], [23]). The  $t_{LS}$  adjustment occurs in coarse and fine phases. Coarse perturbation is used at the beginning of the MPPT process to maintain tracking speed, while fine perturbation is applied in the second tracking phase to ensure high tracking precision. Implementing the proposed wide-range, low-power PWM circuit (also referred as LS-PWM in this work) allows for high tracking efficiency across a broad input power range.

To conserve power and address the issue of Maximum Power Point (MPP) fluctuation in the hill-climbing algorithm, the MPPT circuit operates in two modes: active and sleep; when MPP is achieved the MPPT-related circuits are automatically powered off. For MPPT re-activation, the system has two triggering mechanisms; an external periodic trigger and a PCD-generated trigger. In case of unpredictable, fast input power change, PCD sends a trigger to activate the MPPT-related circuitries. The PCD circuit's detection of faster input power changes allows the external trigger to be set to a slower rate, resulting in significant power savings. The ZCD circuit prevents inductor reverse current by controlling the HS generator [1]. The proposed design uses a precise current sensor [24] to monitor the inductor's peak current for




Fig. 5: Comparison setup of the proposed PWM with Inverter-based PWM

the purpose of power measurement, ensuring optimal tracking performance [23], [25].

### A. LS-generator (LS-PWM)

The core part of the proposed PWM-based low-side generator (LS-PWM) circuit is a half-circuit of a thyristor-based delay element. Thyristor delay elements were used in microscale energy harvesters due to their power-efficient operation. [28] and [29] reported using thyristor-based Voltage Controlled Oscillators (VCOs) in charge pump-based energy harvesters. As shown in Fig.3(a), thyristor-based delay elements have two half-circuits, each delaying an input pulse's rising or falling edge, generating a delayed output [22]. The left half-circuit manages the rising edge, while the right half-circuit addresses the falling edge. Thyristor devices are designed to trigger upon reaching a specific conduction threshold. Thyristor-based delay components use a positive feedback mechanism to facilitate this process, involving a capacitor that gradually charges or discharges. When the voltage threshold is reached, charging or discharging accelerates due to the positive feedback mechanism. Fig. 3(b) displays the core circuit of a thyristor-based delay element. When point "P" charges to  $V_{DD}$  and point "N" discharges to ground, the thyristor (comprising  $M_1$  and  $M_2$ ) turns off. As the input signal "IN" transitions, node "P" discharges through control current  $I_{ctrl}$ . When voltage at node "P" falls below  $V_{DD} - V_{thp}$ ,  $M_1$  activates, turning on and causing node "N" to charge and node "P" to discharge to ground. The discharge of node "P" starts slowly but speeds up due to the positive feedback mechanism in the loop formed by  $M_1$  and  $M_2$ . This rapid state transition during turn-on operation minimizes dynamic power consumption, making thyristor-based delay elements ideal for low-power applications. The delay value of this circuit is


$$t_d = \frac{C_1 \cdot V_{thp}}{I_{ctrl}} + \sqrt[3]{\frac{6 \cdot C_2 \cdot C_1^2}{\kappa \cdot I_{ctrl}^2} \cdot V_{thn} + \delta t} \quad (1)$$

Where

$$\kappa = \mu_p \cdot C_{ox} \cdot \frac{W}{L} \quad (2)$$


and  $\delta t$  represents the regeneration time associated with the positive feedback mechanism in a CMOS thyristor. In (1),  $\delta t$  is the only term dependent on  $V_{DD}$ , but its contribution is negligible compared to other parameters. Equation (1) shows a linear relationship with  $C_1$  [22], confirmed in simulation results, making  $C_1$  suitable for linear delay adjustment. Using a modified half-circuit thyristor delay cell, a wide-range low-power PWM circuit is introduced to leverage this property

**TABLE I:** Comparison of PWM structures




**Fig. 6:** Simulation results of the comparison setup in Fig. 5.

(Fig.4). This circuit aims to adjust the falling edge delay of a narrow pulse for PWM. Transistors  $M_1$  and  $M_2$  form a thyristor structure, and an adjustable capacitor array at point  $P$  discharges with a copy of  $I_{ctrl}$  through the current mirror formed by  $M_4$  and  $M_5$ . Within each clock period, transistors  $M_8$  and  $M_9$  precharge and discharge points “P” and “N”. The proposed PWM circuit, shown in Fig.4, offers extensive delay range and low power consumption which makes it suitable for ultra-low power applications. To evaluate the proposed LS-PWM, we implemented an inverter-based PWM circuit using an “Inverter-based delay element,” common in low-power applications [18], [27], [30] (Fig. 5). This delay element combines the advantages of current-starved inverter (CSI) and shunt-capacitor inverter (SCI) techniques, balancing power consumption, delay linearity, and robustness against process variation. We implemented an inverter-based PWM circuit to introduce a delay in the falling edge of a narrow input pulse “IN” (Fig.5) and compared it to our proposed PWM circuit. We observed the delay in the output pulse’s falling edge and power consumption (Fig.6) for both setups. Identical supply voltage, control current, and an input pulse frequency of 50 kHz were used. Capacitor  $C_p$  varied from 50 fF to 5 pF in both circuits. The proposed circuit exhibited a significantly higher Delay-to-Power Ratio (DPR) than the inverter-based circuit, especially for long delays. Although the proposed PWM’s DPR is comparable (nevertheless higher) to the inverter-based PWM’s DPR for low delay values, it outperforms the inverter-based PWM in robustness against process and mismatch variations. This makes it suitable for low-power applications requiring a wide range of PWM adjustments. Monte Carlo simulations were conducted to assess the proposed LS-PWM circuit’s robustness and performance against process and mismatch variations (Fig. 7). The circuit demonstrated reliability and maintained performance despite the variations, with pulse width errors of approximately  $\pm 4.37\%$  and  $\pm 2.89\%$  for pulse



**Fig. 7:** Monte Carlo simulation results of the proposed LS-PWM.



**Fig. 8:** Monte Carlo simulation results of Inverter-based PWM.

widths of 400 ns and 10  $\mu$ s, respectively, with a mismatch variation of approximately  $\pm 1\%$ . Monte Carlo simulation of the Inverter-based PWM showed 3-4 times greater errors for a 400ns pulse width(Fig. 8). The proposed PWM circuit performs coarse and fine perturbations required by the MPPT algorithm using pulse width modulation in coarse and fine steps (Fig. 9). With a switching frequency of 50kHz, the pulse width ranges from 400ns to 12 $\mu$ s, achieving a duty cycle range of 2% to 60% while consuming 23nW to 80nW. Table I compares the proposed PWM circuit with other state-of-the-art PWM circuits, mostly used in energy harvester systems. The table shows that the proposed LS-PWM circuit exhibits an extensive operational range while maintaining minimal power consumption.


#### B. Power Change Detector (PCD)

Fig. 10 shows the proposed integrated PCD circuit, consisting of a switched-capacitor low pass filter (SC-LPF), two unbalanced latch-based comparators (offset introduced), and some digital gates and delay elements. The circuit uses two input paths, with the original  $V_{in}$  applied to comparator  $B$  and a slowed-down version of  $V_{in}$  fed to comparator  $A$  after passing through the SC-LPF. Under steady-state conditions, when the circuit operates at the maximum power point and input power ( $P_{in}$ ) is constant,  $V_{in}$  and  $SlowV_{in}$  are equal, generating no *Tracking-Trigger* (TT) signal. A TT signal is generated when the voltage difference between *Slow Vin*


**TABLE II:** Comparison of the whole system

	[31]	[21]	[32]	[11]	[33]	[34]	[7]	[35]*	This work*
<b>Converter Type</b>	Buck-Boost	N/A	CP	Boost	Boost	Boost	Buck-Boost	Boost	<b>Boost</b>
<b>Process</b>	150nm	180nm	65nm	180nm	350nm	180nm	180nm	180nm	<b>65nm</b>
<b>Source</b>	General	PV	PV&TEG	PV	PV	TEG	General	PV	<b>PV&amp;TEG</b>
<b>Peak MPPT Eff. (%)</b>	94.6%	99.7%	96.2%	94.2%	99.9%	98%	98%	N/A	<b>99.9%</b>
<b>Pin Range (W)</b>	200 $\mu$ - 50m	N/A	N/A	N/A	0.6m - 1	N/A	33 $\mu$ - 1.2m	200 $\mu$ - 20m	<b>0.5<math>\mu</math> - 4m</b>
<b>Vin Range (V)</b>	60m - 5	0.53 - 2.51	0.4 - 1.7	N/A	N/A	50m - 500m	2 - 7.2	100m - 1.5	<b>20m - 1.5</b>
<b>MPPT Method</b>	AIB-MPPT	HC	HC	HC	SRE-FOCV	CEPE	P & O	ET-FOCV	<b>Modified HC</b>
<b>MPPT Power (W)</b>	35 $\mu$	25 $\mu$	5.1 $\mu$	19 $\mu$	0.792 $\mu$	6.12 $\mu$	9 $\mu$	N/A	<b>125n</b>
<b>MPPT Automated On/Off</b>	None	Only Off	None	Only Off	None	None	None	None	<b>On &amp; Off</b>

\* Simulation-based



**Fig. 9:** Pulse width modulation of the proposed LS-PWM




**Fig. 10:** Power change detector (PCD) for automatic MPPT activation.


and  $V_{in}$  surpasses  $\pm\Delta V$ , which is the offset voltage introduced by the comparators. When input power changes and consequently  $V_{in}$  deviates from  $SlowVin$ , either comparator  $A$  or  $B$  switches from low to high, producing a  $TT$  pulse to activate the MPPT tracking. In contrast to a conventional window comparator using fixed external voltages for upper and lower thresholds, this configuration applies dynamic threshold voltages determined by  $V_{in}$  and the comparators' introduced offset voltage ( $\Delta V$ ). Comparator  $A$  sets the upper threshold ( $V_{in} + \Delta V$ ), while comparator  $B$  establishes the lower threshold ( $V_{in} - \Delta V$ ). A 5mV  $\Delta V$  is set by incorporating an intentional offset via an extra finger added to the comparators' differential inputs. The PCD circuit generates an MPPT activation trigger but does not participate in tracking. In the PCD circuit, the comparators operate at a lower clock frequency than the harvester's main clock, making it possible to detect input power fluctuations. The clock frequency of the comparators can be adjusted based on the anticipated power change rate for a specific application.

### III. SYSTEM EVALUATION

The post-layout simulation results of the proposed MPPT, using a foundry-provided noise model, are presented in Fig. 11. The integrated PCD generates a trigger pulse (TT)



**Fig. 11:** Post-layout simulation result showing MPPT operation.



**Fig. 12:** Proposed System layout.

to activate the MPPT circuit upon detecting input power changes. The tracking process is initiated with coarse and fine steps produced by the proposed LS-PWM. After reaching the Maximum Power Point (MPP), circuits revert to sleep mode. MPPT efficiency data indicate high tracking efficiency (up to 99.9%) across different input power levels. During perturbations, the circuit's peak power consumption is 2.16 $\mu$ W (with  $P_{in}$  at 4mW) and 125nW in steady state. The layout of the prototype chip, including the proposed energy harvester, is shown in Fig. 12. Table II compares the proposed system and various state-of-the-art methods in the field. The comparison table shows that the proposed LS-PWM-based MPPT circuit effectively tracks energy sources over a broad power and voltage range, with high tracking efficiency (above 99% for 0.5 $\mu$  to 4m) and a peak efficiency of 99.9%. Incorporating the proposed PCD and an automated tracking algorithm contribute to the circuit's low power consumption in the steady state.

### IV. CONCLUSION

In this paper, we introduced a highly energy-efficient, wide-range PWM circuit and evaluated its performance both independently and as part of an MPPT system. When integrated within the MPPT circuit, the proposed LS-PWM was the key factor contributing to the high tracking efficiency across an extensive input power range. Furthermore, we presented an integrated PCD that automatically activated the MPPT circuit, leading to significant power savings.

## REFERENCES

[1] A. Shrivastava, N. E. Roberts, O. U. Khan, D. D. Wentzloff, and B. H. Calhoun, "A 10 mv-input boost converter with inductor peak current control and zero detection for thermoelectric and solar energy harvesting with 220 mv cold-start and  $-14.5$  dbm, 915 mhz rf kick-start," *IEEE Journal of Solid-State Circuits*, vol. 50, no. 8, pp. 1820–1832, 2015.

[2] N. Shafiee, S. Tewari, B. Calhoun, and A. Shrivastava, "Infrastructure circuits for lifetime improvement of ultra-low power iot devices," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 9, pp. 2598–2610, 2017.

[3] M. R. Elhebeary, M. A. Ibrahim, M. M. Aboudina, and A. N. Mohieldin, "Dual-source self-start high-efficiency microscale smart energy harvesting system for iot," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 1, pp. 342–351, 2017.

[4] D. El-Damak and A. P. Chandrakasan, "A 10 nw-1  $\mu$ w power management ic with integrated battery management and self-startup for energy harvesting applications," *IEEE Journal of Solid-State Circuits*, vol. 51, no. 4, pp. 943–954, 2015.

[5] J. Mu and L. Liu, "A 12 mv input, 90.8% peak efficiency crm boost converter with a sub-threshold startup voltage for teg energy harvesting," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 8, pp. 2631–2640, 2018.

[6] M. Lee, J. Yang, M.-J. Park, S.-Y. Jung, and J. Kim, "Design and analysis of energy-efficient single-pulse piezoelectric energy harvester and power management ic for battery-free wireless remote switch applications," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 1, pp. 366–379, 2017.

[7] L. Liu, C. Huang, J. Mu, J. Cheng, and Z. Zhu, "A p&o mppt with a novel analog power-detector for wsns applications," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 10, pp. 1680–1684, 2020.

[8] P. Zhang and L. Liu, "A photovoltaic and thermal energy combining harvesting interface circuit with mppt and single inductor," in *2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)*, pp. 1–3, IEEE, 2020.

[9] Y.-S. Noh, J.-I. Seo, H.-S. Kim, and S.-G. Lee, "A reconfigurable dc-dc converter for maximum thermoelectric energy harvesting in a battery-powered duty-cycling wireless sensor node," *IEEE Journal of Solid-State Circuits*, vol. 57, no. 9, pp. 2719–2730, 2022.

[10] W.-C. Chen, C.-C. Chen, C.-Y. Yao, and R.-J. Yang, "A fast-transient wide-voltage-range digital-controlled buck converter with cycle-controlled dpwm," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 1, pp. 17–25, 2015.

[11] V.-T. Dang, M.-G. Yang, Y. Shim, W. Lee, and K.-H. Baek, "An accurate time-based mppt circuit with two-period tracking algorithm and convergence range averaging technique for iot applications," *IEEE Access*, vol. 9, pp. 31401–31410, 2021.

[12] A. P. Dancy and A. P. Chandrakasan, "Ultra low power control circuits for pwm converters," in *PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972*, vol. 1, pp. 21–27, IEEE, 1997.

[13] V. Yousefzadeh, T. Takayama, and D. Maksimovi, "Hybrid dpwm with digital delay-locked loop," in *2006 IEEE Workshops on Computers in Power Electronics*, pp. 142–148, IEEE, 2006.

[14] A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcon, "Digital pulse width modulator architectures," in *2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No. 04CH37551)*, vol. 6, pp. 4689–4695, IEEE, 2004.

[15] J. I. Morales, F. Chierchie, P. S. Mandolesi, and E. E. Paolini, "Low power 18-bit pwm with 41 ps resolution in 130-nm cmos," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 69, no. 3, pp. 1597–1601, 2021.

[16] T. Tran-Dinh, H. M. Pham, L. Pham-Nguyen, S.-G. Lee, and H.-P. Le, "Power management ic with a three-phase cold self-start for thermoelectric generators," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 68, no. 1, pp. 103–113, 2021.

[17] S. Bose, T. Anand, and M. L. Johnston, "A 3.5-mv input single-inductor self-starting boost converter with loss-aware mppt for efficient autonomous body-heat energy harvesting," *IEEE journal of solid-state circuits*, vol. 56, no. 6, pp. 1837–1848, 2020.

[18] Y. K. Ramadass and A. P. Chandrakasan, "An efficient piezoelectric energy harvesting interface circuit using a bias-flip rectifier and shared inductor," *IEEE journal of solid-state circuits*, vol. 45, no. 1, pp. 189–204, 2009.

[19] S. Bandyopadhyay and A. P. Chandrakasan, "Platform architecture for solar, thermal, and vibration energy combining with mppt and single inductor," *IEEE Journal of Solid-State Circuits*, vol. 47, no. 9, pp. 2199–2215, 2012.

[20] J. Sankman and D. Ma, "A 12-w to 1.1-mw aim piezoelectric energy harvester for time-varying vibrations with 450-na  $i_q$ ," *IEEE Transactions on Power Electronics*, vol. 30, no. 2, pp. 632–643, 2015.

[21] A. A. Abdelmoaty, M. Al-Shyoukh, Y.-C. Hsu, and A. A. Fayed, "A mppt circuit with 25  $\mu$ W power consumption and 99.7% tracking efficiency for pv systems," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 2, pp. 272–282, 2016.

[22] G. Kim, M.-K. Kim, B.-S. Chang, and W. Kim, "A low-voltage, low-power cmos delay element," *ieee journal of solid-state circuits*, vol. 31, no. 7, pp. 966–971, 1996.

[23] M. Abedi and A. Shrivastava, "An ultra-low power automated maximum power point tracking circuit with 99.9% tracking efficiency," in *2023 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2023, accepted for publication.

[24] M. Abedi, T. Yang, Y. Fei, and A. Shrivastava, "High-precision nanoamp current sensor and obfuscation based analog trojan detection circuit," in *2022 IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 3324–3328, IEEE, 2022.

[25] S. Li, A. Roy, and B. H. Calhoun, "A piezoelectric energy-harvesting system with parallel-sshi rectifier and integrated maximum-power-point tracking," *IEEE Solid-State Circuits Letters*, vol. 2, no. 12, pp. 301–304, 2019.

[26] R. C. N. Pilawa-Podgurski, W. Li, I. Celanovic, and D. J. Perreault, "Integrated cmos energy harvesting converter with digital maximum power point tracking for a portable thermophotovoltaic power generator," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 3, no. 4, pp. 1021–1035, 2015.

[27] S. C. Chandrarathna and J.-W. Lee, "A dual-stage boost converter using two-dimensional adaptive input-sampling mppt for thermoelectric energy harvesting," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 66, no. 12, pp. 4888–4900, 2019.

[28] X. Liu, K. Ravichandran, and E. Sánchez-Sinencio, "A switched capacitor energy harvester based on a single-cycle criterion for mppt to eliminate storage capacitor," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 2, pp. 793–803, 2017.

[29] A. H. Talkhooncheh, Y. Yu, A. Agarwal, W. W.-T. Kuo, K.-C. Chen, M. Wang, G. Hoskuldsdottir, W. Gao, and A. Emami, "A biofuel-cell-based energy harvester with 86% peak efficiency and 0.25-v minimum input voltage using source-adaptive mppt," *IEEE Journal of Solid-State Circuits*, vol. 56, no. 3, pp. 715–728, 2020.

[30] S. Bandyopadhyay, P. P. Mercier, A. C. Lysaght, K. M. Stankovic, and A. P. Chandrakasan, "A 1.1 nw energy-harvesting system with 544 pw quiescent power for next-generation implants," *IEEE journal of solid-state circuits*, vol. 49, no. 12, pp. 2812–2824, 2014.

[31] S.-H. Chen, T.-C. Huang, S. S. Ng, K.-L. Lin, M.-J. Du, Y.-C. Kang, K.-H. Chen, C.-L. Wey, Y.-H. Lin, C.-C. Lee, et al., "A direct ac–dc and dc–dc cross-source energy harvesting circuit with analog iterating-based mppt technique with 72.5% conversion efficiency and 94.6% tracking efficiency," *IEEE Transactions on Power Electronics*, vol. 31, no. 8, pp. 5885–5899, 2015.

[32] K. Rawy, F. Kalathiparambil, D. Maurath, and T. T.-H. Kim, "A self-adaptive time-based mppt with 96.2% tracking efficiency and a wide tracking range of  $10 \mu$  a to 1 ma for iot applications," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 9, pp. 2334–2345, 2017.

[33] S. Uprety and H. Lee, "A 0.65-mw-to-1-w photovoltaic energy harvester with irradiance-aware auto-configurable hybrid mppt achieving 95% mppt efficiency and 2.9-ms focv transient time," *IEEE Journal of Solid-State Circuits*, vol. 56, no. 6, pp. 1827–1836, 2020.

[34] P. Venugopal, M. K. Rajendran, and G. Chowdary, "A constant-energy-packet-extraction-based mppt technique with 98% average extraction efficiency for wide range generic ambient energy scavenging supporting  $1000 \times$  source resistance range," *IEEE Journal of Solid-State Circuits*, vol. 57, no. 10, pp. 3150–3163, 2022.

[35] M. K. Rajendran, P. V. A. Abhilash, G. Chowdary, and A. Dutta, "An event triggered-focv mpp technique with irradiance change detection block for next generation eh-converters," in *2019 IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 1–5, IEEE, 2019.