

A Triple-Band, High DC-to-RF Efficiency, Multicore VCO With a Dual-Path Inductor and Mode-Switching Capacitor

Md Aminul Hoque¹, *Student Member, IEEE*, and Deukhyoun Heo², *Fellow, IEEE*

Abstract—This article introduces an innovative four-port dual-path inductor designed to deliver two distinct inductance values to the resonator of a voltage-controlled oscillator (VCO). The switching between the inductor's two excitation modes, even and odd, is determined by the differential excitation's input polarity, eliminating the need for a series switch. Thus, the inductor has a high-quality factor (Q) in both modes. The inductances in these modes can be independently set based on desired frequencies. This inductance change achieves coarse frequency tuning, while fine-tuning is realized by a conventional 2-bit capacitor bank with a small-size varactor. This inductor is well suited for designing multiband VCOs aimed at widely spaced operation frequency bands. Apart from the inductance change, a particular case of mode-switching capacitor is employed to extend to another frequency band in between the low and middle bands, achieving triple-band oscillation. As a result, this article presents two VCOs designed using the proposed inductor: one in class-D biasing in a 65-nm CMOS process and another with class-B biasing in a 180-nm BiCMOS process. Both VCOs successfully oscillate across three distinct frequency bands, centered at 19, 28, and 36 GHz, while maintaining outstanding phase noise and minimal power consumption. Measurement results show good match with simulation, resulting in a peak figure of merit (FoM) of 185.7 dBc/Hz at 18.5 GHz, and occupy 0.088-mm² (250 × 350 μ m) area in both processes.

Index Terms—5G, class-B, class-D, efficient, low-phase noise, multiband, SATCOM, voltage-controlled oscillator (VCO).

I. INTRODUCTION

FREQUENCY bands over 24 GHz have an abundance of spectrum, allowing for high capacity, high throughput, and low latency. The rise of 5G is driving demand for multiband transceivers that can support multiple standards on the same chip [2]. Different regions in the world have diverse frequency allocations, such as the 28-, 39-, and 47-GHz bands in North America; the 26- and 28-GHz bands in Europe; and

the 24.25–29.5-GHz and 37–43.5-GHz bands in Asia. These allocations underscore the adaptability, extended coverage, and efficient spectrum use, which are essential for the global deployment of 5G bands [3], [4]. There has been significant interest in the design and implementation of mm-wave 5G circuits, especially in voltage-controlled oscillators (VCOs) due to their crucial role in signal generation for multiband applications. Typically, multiband oscillators show superior performance compared with wideband oscillators, especially in the K - and Ka -bands [5], [6].

To achieve frequency tunable resonant mode VCOs, the traditional method is to use either a switched-capacitor array or a varactor, or a combination of both techniques [7]. Capacitor banks and varactors are commonly used for frequency tuning by changing their capacitance, which, in turn, alters the oscillation frequency. In the mm-wave 5G frequency range, using capacitors only to achieve wide tuning range becomes a challenging task. To achieve a wide tuning range, the sizes of the capacitor bank and their associated switches become large. As larger capacitors with switches are used, they tend to show a reduced quality factor (Q), as the frequency goes higher than 20 GHz. Moreover, at mm-wave frequencies, parasitic elements in varactors and capacitor banks lead to losses, reducing the achievable quality factor (Q) and limiting the overall tuning range. Other methods have been suggested to achieve high tunability, such as inductor tuning by varying magnetic flux [8], [9], [10] and switched inductors [11]. The previous studies employed series switches to adjust the inductance of the resonator tank using conventional capacitive tuning. However, these oscillators have lower Q of the inductors due to the series switches.

Recently, several authors have presented a dual-path inductor, which presents discretely tunable inductances without using any switch in the signal path. Based on this concept, digitally controlled oscillator [6], quadrature VCO [12], quad-core VCO [13], [14], and quad-mode transformer-based [15] VCO have been demonstrated. In [13], the inductance values in the two modes are similar, as the authors did not intend to achieve multiband operation. In [6] and [12], the ratio of inductor values in the two modes is limited to 1.8:1 and 1.6:1, respectively, because of the geometry of the inductor. In [15], a mode-switching transformer is introduced, which has four modes of operation. Although this VCO presents an octave frequency tuning range, the inductance in the high band

Manuscript received 4 July 2024; accepted 29 July 2024. This work was supported in part by U.S. National Science Foundation under Grant CNS-1955306 and Grant EECs-2030159 and in part by the Center for Design of Analog-Digital Integrated Circuits (CDADIC). This article is an extension of a conference paper: "Octave Frequency Range Triple-Band Low Phase Noise K-Ka-Band VCO With a New Dual-Path Inductor," in 2020 IEEE MTT-S Int. Microw. Symp. Dig. (IMS), 2020 [DOI: 10.1109/IMS30576.2020.9223770]. (Corresponding author: Deukhyoun Heo.)

The authors are with the Department of Electrical Engineering and Computer Science, Washington State University, Pullman, WA 99164 USA (e-mail: mdaminul.hoque@wsu.edu; dheo@wsu.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TMTT.2024.3439653>.

Digital Object Identifier 10.1109/TMTT.2024.3439653

suffers from Q degradation due to the magnetic coupling of the transformer.

In [1], a novel inductor is introduced that offers the inductance value changing ratio to 4:1, enabling multiband oscillation in a one-octave frequency range. Since there is no switch in series with the inductor, high inductor Q is ensured across the one-octave frequency range. Furthermore, with the inclusion of a mode-switching capacitor [16], triple-band oscillation is achieved at 19, 28, and 36 GHz. In this work, we achieved multiband oscillation spanning an octave range by introducing a novel dual-path inductor and mode-switching capacitor, instead of using large switched-capacitor banks, which degrade quality factor. Since the capacitors in the cap bank are smaller (to cover smaller frequency bands instead of very wide tuning range), they are designed with smaller capacitors, which does not degrade the overall Q as much large capacitor in the bank, thus improving the dc-to-RF efficiency. In addition, a class-B VCO is implemented in a 180-nm BiCMOS process using the dual-path inductor. The performance of the two VCOs demonstrates that the proposed inductor can generate oscillation across three bands, regardless of the active core topology. Each frequency band covers about 3-GHz tuning range to cover the mm-wave 5G bands. The VCOs attain good phase noise and low-power consumption in all three bands due to the high-quality factor of the inductor and the use of a smaller capacitor bank and varactor. To summarize the contributions of this work, this article provides the following:

- 1) mathematical analysis and a compact model of the dual-path inductor highlighting the advantages of this structure;
- 2) the design considerations for the mode selecting switches and their impact on the stability of oscillation;
- 3) detailed experimental results and characterization of the triple-band VCO;
- 4) implementation in two different technologies highlighting the design considerations and showing the utility of the inductor structure, regardless of the process technology.

This article is organized as follows. Section II provides a brief theoretical background of mode-switching VCOs, followed by a detailed analysis of the proposed inductor. Section III presents the detailed design procedure of the class-D VCO, and Section IV describes the design of the class-B VCO. Section V describes the details of the measurement results, along with a comparison with recent mode-switching VCOs in CMOS technologies. Section VI concludes this article.

II. MULTICORE VCO ANALYSIS

Fig. 1 shows the conceptual diagram of the dual-path inductor along with the mode-switching capacitor. The working principle of the inductor will be described later. The transconductance network and the LC resonator constitute the two parts of the proposed oscillator, which form a feedback loop. We will study the basic working principle of the oscillator in this section.




Fig. 1. Conceptual diagram of the dual-core multiband VCO. (a) Conventional design with separate inductors and phase-switched capacitor. (b) Proposed triple-band VCO with dual-mode inductors and tunable phase-switched capacitor.




Fig. 2. Conceptual diagram of the VCO. (a) Operation in even-mode inductance, where C_S has no effect on the tank. (b) Odd-mode inductance with the C_S ON. (c) Odd-mode inductance with C_S OFF in parallel with parasitic capacitance C_{off} from the switch.

A. Mode of Operations

We have used our custom dual-path inductor and cross-coupled differential transistor pairs as an active core; as shown in Fig. 1, the oscillator always works with differential excitation. The sign of the voltages at each inductor's two terminals is opposite. Hence, we are only considering the differential modes of the resonator. Its analysis reveals that it has an odd mode and an even mode for resonance. Here, we try to describe the operation of the two modes intuitively.

- 1) First, we consider the even mode, where the two LC tanks are excited with in-phase signals. As illustrated in Fig. 2, the capacitors C_S do not see any voltage difference across its terminals, hence carrying no current. Thus, the resonator can be reduced to two LC tanks,




Fig. 3. Dual-mode (even and odd) LC oscillator physical model as two-port network shown as an LC resonator in parallel with transconductance network.

consisting of a tank capacitor C_T and an equivalent tank inductor in this more L_e . Thus, we determine the lowest resonant frequency as follows:

$$\omega_l = \frac{1}{2\pi\sqrt{L_e C_T}}. \quad (1)$$

- 2) The two LC tanks are in opposite phase when excited in the odd mode. As shown in Fig. 2, the capacitors C_S experience out-of-phase voltage across its terminals. Therefore, the equivalent circuit on the right-hand side of Fig. 2 is obtained, which consists of two LC tanks with equivalent tank inductor of L_O and capacitor $(C_S + C_T)$. Thus, the medium resonant frequency can be expressed as follows:

$$\omega_m = \frac{1}{2\pi\sqrt{L_O(C_T + C_S)}}. \quad (2)$$

- 3) The third resonant frequency is achieved in odd mode when the C_S capacitor is switched off. An equivalent off-stage capacitance C_{off} is added to the tank capacitance C_T . This achieves the highest resonant frequency given by

$$\omega_h = \frac{1}{2\pi\sqrt{L_O(C_T + C_{off})}}. \quad (3)$$

The method of achieving two different inductance values is discussed in Section II-B. The resonator can be fully described by modeling it as a two-port network, as depicted in Fig. 3, and utilizing its impedance matrix (Z matrix) [17]

$$\begin{bmatrix} V_{Z,1}(S) \\ V_{Z,2}(S) \end{bmatrix} = Z(S) \cdot \begin{bmatrix} I_{Z,1}(S) \\ I_{Z,2}(S) \end{bmatrix}. \quad (4)$$

The expression of the matrix $Z(s)$ is provided later as (5), shown at the bottom of the page 6. When even mode is selected, the two resonance frequencies are at ω_l and ω_h , regardless of the mode-switching capacitor C_S . Only in the odd mode, depending on the capacitor C_S , the two resonance frequencies are ω_m and ω_h . Each matrix element's two terms display the two resonance frequencies. The input impedance of port1 (when port2 remains open) (Z_{11}) has three peaks at ω_l , ω_m , and ω_h . Such a resonator is designed in a 65-nm CMOS process with the inductances in the two modes

being 80 and 320 pH. The tank capacitance C_T is varied around 200 fF. The band-switching capacitors C_S are 180 and 40 fF in ON and OFF modes, respectively. Fig. 4 shows the input impedance of port1, with variations in the capacitors. By tuning C_T , we can observe that the resonance frequency changes in all three bands. However, the variation of the mode-switching capacitor C_S does not impact the resonance frequency in the low band. The three bands can be chosen independently by selecting different component values of the inductance in the two modes and the mode-switching capacitor. For demonstration purposes, one-octave frequency separation is chosen between the low and high bands. In this experiment, the tuning range in the three bands is 20%, 18%, and 15%, respectively. Ideally, the mid-band could be chosen anywhere in between the two bands, but parasitic capacitance from the switch limits the tunability that could be achieved with this mode of operation. The mid-band is chosen halfway between the low and high bands for this implementation.

B. New Dual-Path Inductor

Using the top metal layer, a custom inductor is generated in a standard 65-nm CMOS process. Prior works based on phase-switched inductors [6], [12], [13] are limited by the change in the inductance value because of their physical characteristic. This work proposes a new inductor that goes beyond this limitation. A simplified layout of the inductor in two different modes is shown in Fig. 5. A pair of differential signals are fed into the four-port inductor, and the signal travels through two different paths based on the input polarity of the differential signals. When excited in the odd mode, the differential signal travels through a path with a smaller loop radius, which leads to a lower inductance value. This is illustrated in Fig. 5(b). When excited in the even mode, the signal travels through a larger loop, which results in a higher inductance value, as illustrated in Fig. 5(a). The inner and outer radii of the inductors in both modes can be chosen based on the intended applications. This adaptability makes the proposed inductor suitable for multiband applications.

To determine the inductance and Q of the inductor, the structure is simulated by the electromagnetic (EM) tool in Keysight's advanced design system (ADS). Fig. 6 illustrates the inductance and quality factor of the proposed inductor in both modes in the CMOS implementation. The BiCMOS implementation of the inductor shows similar inductance and Q from EM simulation. We observe a $4\times$ variation in inductance change without significant quality factor degradation in the desired frequency bands. As per the authors' knowledge, this is the most considerable inductance variation achieved in a switch-mode inductor without introducing lossy series switches or magnetic coupling that degrades the quality factor in either of the modes [8].

C. Inductor Model

A simplified model of the dual-path inductor is presented previously in [6], which is shown in Fig. 7. The equivalent circuit models of the proposed inductor under




Fig. 4. Impedances looking into the input port of the resonator. (a) Tank capacitor C_T is varied to 170, 200, and 230 fF, while mode-switching capacitor C_S is turned on (180 fF) for the mid-band and off (40 fF) for the high band. (b) C_T is fixed, while C_S is varied to three different values. Note that the low-band and high-band resonance frequencies have not changed.




Fig. 5. Electric- and magnetic-field distributions in the two modes of the dual-path inductor. (a) Even-mode excitation. (b) Odd-mode excitation.

even- and odd-mode excitations are shown in Fig. 7(a) and (b), respectively. When the inductor is excited in odd mode, the lowest impedance signal path crosses between the two excitation signals, giving an effective odd-mode inductance of $L_{eq,odd} = 2 \cdot L_1$, where L_1 refers to the equivalent self-inductance from an input port to the point of symmetry in the odd mode. In the odd mode, there exists a horizontal symmetry, as shown in Fig. 5, which forms a virtual ac ground. The outer loops do not contribute to the inductance seen from the input port, as the current distribution in the outer loop is minimized in this mode [as shown in Fig. 5(b)].

In even-mode excitation, symmetry is maintained only between the left- and right-hand sides, shifting the primary axis of symmetry to a line separating the excitation signal's positive and negative terminals.

The corresponding signal path now extends through the outer loops. The resulting equivalent even-mode inductance is $L_{eq,even} = 2 \cdot L_1 + L_2$, where L_2 refers to the equivalent self-inductance, as shown in Fig. 5(a).

The mutual coupling varies between the two modes, achieving a larger change in inductance, as described in [6]. The equivalent flux linkage shown in Fig. 5(b) is in the opposite direction, resulting in the cancellation of mutual coupling between the inductor pairs in odd mode. Hence, the equivalent inductance considering mutual coupling does not change. However, in the even mode, the mutual flux linkage adds constructively, as shown in Fig. 5(a), resulting in increased inductance observed in the even mode.

Assuming coupling factor k_{odd} for the loops in odd mode (which is small), the resulting total inductance in odd mode can be derived as follows:

$$L_o = 2 \cdot L_1 \cdot (1 - k_{odd}) \approx 2 \cdot L_1. \quad (6)$$

Similarly, the resulting inductance in even mode can be derived as follows [6]:

$$L_e = 2 \cdot L_1 \cdot (1 + k_{even,1}) + L_2 + 4 \cdot k_{even,2} \cdot \sqrt{\frac{L_1 \cdot L_2}{2}}. \quad (7)$$




Fig. 6. (a) Inductance, (b) quality factor, and (c) coupling factor in two modes obtained from EM simulation. The dashed lines represent EM simulated results, whereas the solid lines represent results from the equivalent circuit model. The coupling factor is only determined from EM simulation.

Here, $k_{\text{even},1}$ refers to the coupling factor emerging from the mutual coupling between the L_1 segments and $k_{\text{even},2}$ refers to the coupling factor emerging from the mutual coupling between L_1 and L_2 . Due to the positive k values in this mode, the total inductance is significantly increased in the even mode. The simulated k values in different modes are shown in Fig. 6(c) versus frequency.

A scalable and compact model is required for dual-path inductors for validation and design. For this purpose, a more comprehensive model is developed in this work, which is shown in Fig. 8. The model predicts equivalent inductance when either of the modes is active, since even- and odd-mode inductances are correlated. The input ports are depicted as P and N as the differential ports looking into the inductor. The capacitor C_c represents the coupling between the two ports, which is small. The inductor $L_{S,PN}$ represents parasitic inductance arising from coupling from the substrate, and the loss is modeled with the series resistor $R_{S,PN}$. The majority of the inductances from the current carrying loops are modeled

TABLE I
SUMMARY OF MODEL PARAMETERS

Model parameters	Odd-mode value(s)	Even-mode value(s)
$L_{S,PN}$	218 pH	375 pH
$R_{S,PN}$	0.93 Ω	0.85 Ω
C_c	8×10^{-5} fF	10^{-4} fF
$L_{S,PP} = L_{S,NN}$	53.53 pH	159.63 pH
$R_{S,PP} = R_{S,NN}$	0.092 Ω	0.26 Ω
$C_P = C_N$	5.3 fF	15 fF
C_X	25 fF	47 fF
$C_{XP} = C_{XN}$	10 aF	10 aF
$R_{XP} = R_{XN}$	71 K Ω	80 K Ω
C_{PN}	1.23 fF	3.25 fF
R_{PN}	600 K Ω	1 M Ω
$C_{P,sub} = C_{N,sub}$	3.8 fF	15 fF
$R_{P,sub} = R_{N,sub}$	3 K Ω	1 K Ω
$C_{X,sub}$	8.7 fF	22 fF
$R_{X,sub}$	1.5 K Ω	700 Ω
$K_{m,1} = K_{m,2}$	0.34	0.66
K_{PN}	0.01	0.01

by $L_{S,PP}$ and $L_{S,NN}$, whereas the losses are modeled by the resistors $R_{S,PP}$. In different modes, these inductors account for the contributions of L_1 and L_2 as mentioned before. The mutual coupling between the two inductors is represented by K_{PN} . The point of symmetry between the ports is denoted by the node X , and the distributed capacitances from the input ports and node X to the corresponding substrate nodes are denoted as C_P , C_N , and C_X . The substrate losses and parasitic capacitance from the associated substrate nodes are depicted by the three blue-colored RC parallel branches. The other three parallel RC branches represent the coupling capacitance and substrate losses from the corresponding substrate nodes to the ideal ac ground in the layout.

The model parameters are determined to closely match the inductor's characteristics across a broad frequency range. The simulated results from the model are plotted alongside the EM simulated results shown in Fig. 6. The model parameters are obtained from an optimizer tool in Keysight ADS to match the EM-simulated parameters. The parameter values for both modes are shown in Table I. Due to the symmetry of the layout, some of the model parameters have the same value, as shown in the table. Fig. 6 shows a good match between the equivalent circuit model and the EM simulated results, and the model accurately represents the inductor's behavior in both modes. The parameters listed in Table I give some insights about the inductor behavior in high frequency. The substrate parasitic capacitances in the even mode are higher than those in the odd mode, resulting in a much higher self-resonance frequency (SRF) in the odd mode. This is expected, since the current carrying loop in the odd mode is much smaller. Hence, the substrate-coupled parasitic capacitances are smaller.

D. Effect of the Mode-Changing Switches

The mode of the inductor is chosen by the switches shown in Fig. 1. The switches S_E and S_O ensure even- and odd-mode operations, respectively. The foregoing analysis of the inductance assumes ideal switches with zero impedance when turned on and infinite impedance when turned off. In reality, these switches are implemented by MOS transistors, which




Fig. 7. Simplified equivalent circuit model of the dual-path inductor under (a) even- and (b) odd-mode excitations. Altering the relative phase of the input signals modifies the signal path and VG locations, thereby changing the effective inductance [6].




Fig. 8. More complete model of the dual-path inductor showing parasitic capacitance and resistance with coupling factors.

pose finite impedances. Hence, some deviation from the ideal behavior is expected. Because of the finite impedance of the switches, the loaded quality factor is reduced, resulting in degraded phase noise. Moreover, the MOS switch implementation comes with parasitic capacitance, which affects the achievable tuning range. Because of these detrimental effects, the switch should be chosen carefully.

The resonator tank consists of a parallel combination of inductor and capacitor. The mode-switching transistors appear as another parallel resistor to the tank. The resonator quality factor (Q) of this parallel RLC circuit is given by

$$Q = R_{\text{tank}} \sqrt{\frac{C_{\text{tank}}}{L_{\text{tank}}}} = \frac{R}{\omega_o L_{\text{tank}}} = \omega_o R_{\text{tank}} C_{\text{tank}}. \quad (8)$$

Here, R_{tank} is the parallel combination of tank equivalent resistance emerging from the loss of inductor and capacitor, and the switch turn-on resistance (i.e., $R_{\text{tank}} = R_P || R_{\text{on}}$). To maximize the quality factor, the turn-on resistance of the switch should be made as large as possible, so that its





Fig. 9. Simulation results for different turn-on resistances of the switches. (a) Resonator impedances. (b) Resonator phases. (c) Resonator Q in odd mode.

effect is negligible compared with R_P . In reality, there is a problem in increasing R_{on} beyond a certain value, which is empirically determined [13]. If an arbitrarily large value for R_{on} is chosen, stability issues arise, as shown in Fig. 9. Notably, very low R_{on} reduces the tank impedance, as it impacts the equivalent parallel tank impedance. If R_{on} is increased too high, we observe multiple zero crossings in the phase plot, which means oscillation could occur at undesired frequencies. The switch turn-on resistance is kept at 500 Ω to reduce this mode ambiguity.

III. CLASS-D TRIPLE-BAND CMOS VCO

A triple-band VCO is fabricated in a standard 65-nm CMOS process utilizing the proposed dual-path inductor and tunable mode-switching capacitors. Fig. 10 shows the schematic and device sizes of the VCO. A class-D biasing for the oscillator cores is chosen for its low-phase noise, low-supply voltage, and high efficiency, with relatively simple architecture [18]. Class-D operation maximizes the oscillation amplitude, which

$$Z(S) = \begin{cases} \frac{1}{2} \left[\frac{s}{C_T(s^2 + \omega_l^2)} + \frac{s}{C_T(s^2 + \omega_h^2)} - \frac{s}{C_T(s^2 + \omega_l^2)} - \frac{s}{C_T(s^2 + \omega_h^2)} \right]; & \text{when } C_S \text{ is switched off} \\ \frac{1}{2} \left[\frac{s}{C_T(s^2 + \omega_h^2)} + \frac{s}{(C_T + C_S)(s^2 + \omega_m^2)} - \frac{s}{C_T(s^2 + \omega_h^2)} - \frac{s}{(C_T + C_S)(s^2 + \omega_m^2)} \right]; & \text{when } C_S \text{ is switched on} \end{cases} \quad (5)$$



Component	Purpose	Value
M1-4	Core transistors	56μm/60nm
M5-8	Mode-switching transistors	16μm/60nm
Cvaractor	Accumulation mode varactor	20fF/40fF
Cb0/Cb1	Capacitor bank	30fF/60fF
Cband	Tunable mode switching Capacitor	150fF

Fig. 10. Schematic of the triple-band class-D VCO. The key component values are listed in the table.

has a direct impact on reducing phase noise [19], [20]

$$\mathcal{L}(\Delta\omega) = \frac{4FkTR}{V_o^2} \left(\frac{\omega_o}{2Q\Delta\omega} \right)^2. \quad (9)$$

Here, $\mathcal{L}(\Delta\omega)$ is the phase noise at $\Delta\omega$ offset from frequency ω_o , F is the noise factor of the oscillator, k is Boltzmann's constant, T is the absolute temperature, Q is the loaded quality factor, and V_o is the amplitude of oscillation. According to (9), maximizing the output swing and oscillator-loaded quality factor is necessary to reduce phase noise.

The oscillator cores consist of four nMOS switches (M1–4). The proposed dual-path inductor is used for coarse frequency band switching. Four additional switches (M5–8) control the input polarity of the differential signal that enters the dual-path inductor to select even and odd modes. The inputs to these switches, (V_{mode} and $\overline{V_{mode}}$), are used to switch between the even and odd modes. The tunable mode-switching capacitor splits the higher frequency band into two bands. Alternatively, the lower frequency band could be split by placing C_S across the inductor terminals. However, this makes the layout more complicated. This is why C_S is placed parallel to the inductor terminals in the odd mode to split the higher frequency band into two, allowing the proposed VCO to operate in three bands. For in-band frequency tuning, a combination of a 2-bit binary-weighted capacitor bank ($C_{b,0-1}$) and a small accumulation mode varactor ($C_{varactor}$) is used. These form the tank capacitance C_T . In order to minimize the supply voltage and lower power consumption, low-threshold devices are utilized in the VCO's active core. Due to their superior quality factor over metal–insulator–metal (MIM) capacitors, metal–oxide–metal (MOM) capacitors have been employed for switching capacitors.

The VCO settles quickly during mode changing. A simulated transient behavior of the VCO during mode switching is shown in Fig. 11. The transition time for changing from low band to high band and from high band to low band is 650 pS.





Fig. 11. Transient simulation results of the VCO during mode switching.



Component	Purpose	Value
Q1-4	Core transistors	40μm/55nm
M5-8	Mode-switching transistors	48μm/180nm
Cvaractor	Accumulation mode varactor	25fF/50fF
Cb0/Cb1	Capacitor bank	30fF/60fF
Cband	Tunable mode switching Capacitor	140fF

Fig. 12. Schematic of the triple-band class-B VCO.





Fig. 13. Simulated phase noise for the low band (19 GHz) showing the variation when the tail capacitor is included and excluded.


The VCO has a quick transition time, making it well suited for frequency hopping applications [21].

IV. CLASS-B TRIPLE-BAND BiCMOS VCO

The modified version of the VCO is fabricated using the TowerJazz 180-nm BiCMOS process. This VCO has a similar inductor structure and switching mechanism as the previous CMOS VCO. However, the oscillator core is biased in class-B, with a tail current source. The schematic of the class-B VCO is shown in Fig. 12. Class-B VCOs are known for their superior robustness with respect to supply variation [22], [23], [24]. By fabricating class-B VCO, we want to demonstrate the feasibility of the proposed inductor and mode-switching



(a)



(b)

Fig. 14. Chip photographs of the fabricated VCOs in (a) 65-nm CMOS technology and (b) 180-nm BiCMOS technology. The oscillator occupies $350 \times 250 \mu\text{m}$ area in both processes.

operation across both classes. The negative gm cores are formed by cross-coupled heterojunction bipolar transistors (HBTs), as shown in Fig. 12. The tail current source and switching devices are implemented by CMOS devices. The tail current source is particularly notorious for injecting both thermal noise and flicker noise, which affects the phase noise [25].

In class-B oscillators, there is a tail current source, which causes flicker noise upconversion, degrading the overall phase noise. A common technique to reduce this flicker noise is to use an inductor that resonates with the capacitance at the common node at twice the oscillation frequency [26]. However, this technique may not be suitable for multiband oscillators, as the $2f_o$ frequency moves with the change in oscillation frequency (f_o being the fundamental oscillation frequency). Instead, a large capacitor at the common node helps reduce phase noise as follows: 1) the capacitor provides an alternative path for the tail current and 2) it reduces the duty cycle of the drain current, which helps reduce the drain current noise [22]. For these reasons, a tail current capacitor C_{tail} is added at the common node of both oscillator cores. The value of the capacitor is 2 pF. A simulated phase noise plot with and without the tail current source is shown in Fig. 13. Note that the capacitor is placed under the inductor structure, so there is no additional area penalty.

V. EXPERIMENTAL RESULTS

The proposed VCOs are fabricated in a 65-nm CMOS process with a nominal voltage of 1.2 V and a 180-nm BiCMOS process with a nominal voltage of 1.8 V. A micrograph of the fabricated chips is shown in Fig. 14. All active components of the oscillator were placed inside the inductor resulting in a compact active area of 0.088 mm^2 ($250 \times 350 \mu\text{m}$).




Fig. 15. Measurement test bench with power supplies and a spectrum analyzer to measure output power and phase noise of the triple-band VCOs.

The VCO's output is fed to an open drain buffer, which is terminated by a Keysight PXA N9030A signal analyzer. For balancing the load, the other output is terminated with an on-chip $50\text{-}\Omega$ load. Fig. 15 shows the test setup used to characterize the implemented VCOs.

The class-D VCO consumes 6–7 mA in the lowest frequency band and 10–12 mA in both the middle and highest frequency bands from a 0.4-V supply. It provides an average output power of -3 dBm to a $50\text{-}\Omega$ load over the tuning range, translating to an RF-to-dc efficiency of 3%–4%. Because of the low-loss high-quality factor dual-path inductor and smaller capacitor bank, the oscillator core can be utilized by only 0.4-V supply in class-D mode. Thus, we can achieve high dc-to-RF efficiency while covering widely separated frequency bands. Because of the tail current source and larger drop across the base-emitter junction, the class-B VCO operates




Fig. 16. Output power obtained from the VCO. The presented values are obtained after de-embedding the power loss from the buffer.




Fig. 17. Frequency tuning range in three bands of operation for both VCOs. The X-axis shows the capacitor bank code in the 2-bit capacitor array.

with a 1-V supply. The class-B implementation is less efficient, as it consumes more power than the class-D VCO. The output power at different frequencies is shown in Fig. 16.

Fig. 17 shows the frequency tuning range for both VCOs in three bands. The frequency tuning is achieved by the mode-selecting switches described before. A 2-bit capacitor array is chosen to tune the frequency within a band. A small accumulation mode varactor is employed to achieve continuous tuning alongside the cap array. Although the varactor has lower Q in the K - and Ka -bands (ranging from 10 to 15), since there are other fixed capacitances present in the tank, the overall Q is not severely degraded [27]. This scheme is applied to both VCOs, and they show similar tuning behavior, as shown in Fig. 17. The mode-switching capacitor C_{band} is turned on/off by a voltage $\text{Band}_{\text{ctrl}}$. The lowest frequency band has a tuning range of 18.5–20.8 GHz. To operate the VCO in the middle frequency band, both V_{mode} and $\text{Band}_{\text{ctrl}}$ inputs are on, keeping the inductor in odd mode. In this case, the tuning range is 27.1–29.5 GHz. As $\text{Band}_{\text{ctrl}}$ is set to off and V_{mode} is set to on, oscillation in the highest band is accomplished. The tuning range in the scenario is 33.7–38.2 GHz. In each of the three bands, the fractional tuning ratio (FTR) is 12.15%, 9%, and 12.5%, correspondingly.

Fig. 18 illustrates the phase noise at 1- and 10-MHz offset frequencies across the tuning range for both VCOs. At 10-MHz offset, the phase noise ranges from -127.5 to -120.58 dBc/Hz for the class-D VCO. We observe similar phase noise performance from the class-B VCO, which is also shown in Fig. 18. The purpose of this research work is to achieve wide multiband frequency tunability in mm-wave




Fig. 18. Measured phase noise at 1- and 10-MHz offset frequencies for class-B and class-D VCOs.




Fig. 19. Measured phase noise spectra in the middle band for the class-B VCO. The picture in the inset shows a spectrum view of the oscillation with a carrier power of -10.37 dBm (including cable loss).

VCOs. The results show promising phase noise performance even though no existing phase noise reduction techniques have been employed. The phase noise spectrum obtained from the signal analyzer at the mid-band of the class-B VCO is shown in Fig. 19, whereas the phase noise of the class-D VCO in all three bands is shown in Fig. 20. Note that the measurement was taken in open-loop configuration using the signal analyzer. Hence, the phase noise at offset frequencies under 100 kHz may compromise accuracy. From our understanding of the available equipment, phase noise at offset frequencies beyond 100 kHz is fairly accurate. From these assumptions, the noise corner frequency is near 200–300 kHz for the class-B VCO and 500–700 kHz for the class-D VCO.

A comparison with a number of recent multiband and wideband VCOs in the K - and Ka -bands is shown in Table II. Our proposed VCOs, both Class-D and Class-B, demonstrate performance that is either comparable to or surpasses previous multiband VCOs operating in similar frequency bands. Note that some of the wideband VCOs (such as [14] and [28]) reach an octave frequency tuning range with the expense of higher power consumption or degraded dc-to-RF efficiencies despite using more advanced technologies. Our proposed approach demonstrates good phase noise with a relatively simple oscillator core without using any phase noise reduction technique.

TABLE II
PERFORMANCE COMPARISON OF STATE-OF-THE-ART VCOs IN THE K - AND Ka -BANDS

References	This work		[6]	[12]	[29]	[11]	[30]	[28]	[14]	[13]
Technology	65 nm CMOS	180 nm BiCMOS	65 nm CMOS	65 nm CMOS	180 nm CMOS	65 nm CMOS	28 nm CMOS	22 nm FDSOI	40 nm CMOS	65 nm CMOS
Mode of operation	Class-D	Class-B	Class-D DCO	Class-D QVCO	CMOS Class-D	Class-B	Class-D	Folded Class-D	Class-B	Class-D
Freq. (GHz)	19/28/36	18.5/27/35	16.7/23.7	25/38	16.1/17	21.5-33.4	18.5/24/35	8-17	18.6-40.1	42.9-50.6
Type	Triple-band		Dual-band	Dual-band	Dual-band	Single band	Triple-band	Three bands merged	Quad-band merged	Single band
VCO supply	0.4/0.5/0.5	0.9/1/1.1	0.45	0.65	1.8	1.2	1.2	0.45	1.1	0.9
PDC (mW)	2.4/4.7	10.1/13.1	4.8/5.6	17.5/21.6	5.4/7.2	4.8/7.2	11.6/15/11.6	17-33	9-15	17.5-21.6
DC-RF effi. (%)	5.3/4.7/3.8	3.1/2.8/2.1	N/A	N/A	1.85*/1.39*	5.2*/0.82*	0.57*/0.6*	N/A	0.45*/0.05*	N/A
FTR (%)	12.1/9/12.5	13/10/12	23.3/24.4	41.2	7.5/4.7	43.3	17.5/16.5/17.9	72	73.2	16.5
PN 10MHz (dBc/Hz)	-127.5/-122.5/-120.6	-129.5/-125.1/-124.5	-130.4/-122.5	-126/-119	-127/-125	-117/-109	-127.5/-125/-122	-143.1/-135*	-122.7/-130.3	-122*/-121*
FoM (dBc/Hz)	187.5/184.5/186.1	185.6/184.3/184.9	187.6/184.3	187/181	185/182	179.63/170.1#	184.1/184/182.8	191.65/180.65	183/186.3	180.5/182
FoMT (dBc/Hz)	194.8	193.7	195.1	190.8	182	191.9/182.1	189/188.3/187.8	208.8/197.8	200.3	184.9/186.4
Area (mm ²)	0.088	0.09	0.046	0.08	0.064	0.084	0.043	0.39	0.08	0.04

$FoM = |PN| + 20\log_{10}(f_o/\Delta f) - 10\log_{10}P_{DC}(mW)$, $FoMT = FoM + 20\log_{10}(FTR[\%]/10)$ *Estimated from plots, #Estimated from $FoMT$




Fig. 20. Measured phase noise spectra for the three bands for the class-D VCO. The flicker noise corner frequency is shown for the mid-band.

VI. CONCLUSION


This article introduces a compact, low-loss dual-path inductor integrated into the resonator of two triple-band, low-phase noise, low-power K/Ka VCOs with an octave frequency tuning range. The innovative dual-path inductor structure changes the inductance value by a factor of 4, maintaining a high-quality factor in both operation modes. The oscillation frequencies can be tailored to meet multiband operations with wide frequency separation, such as 5G or SATCOM. In class-D mode, the triple-band VCO consumes only 2.4–4.7 mW of dc power, and in class-C mode, its consumption ranges from 10.1 to 13.1 mW, demonstrating excellent dc-to-RF efficiency. The observed phase noise is comparable with the state-of-the-art multiband VCOs in the K - and Ka -bands. The fact that the inductor structure works with two different VCO implementations demonstrates that it is appropriate for

almost all LC differential VCO topologies. Employing more advanced technology can further enhance this VCO structure's phase noise and FoM.

REFERENCES

- [1] M. A. Hoque et al., "Octave frequency range triple-band low phase noise K/Ka -band VCO with a new dual-path inductor," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Aug. 2020, pp. 341–344.
- [2] T. S. Rappaport, Y. Xing, G. R. MacCartney, A. F. Molisch, E. Mellios, and J. Zhang, "Overview of millimeter wave communications for fifth-generation (5G) wireless networks—With a focus on propagation models," *IEEE Trans. Antennas Propag.*, vol. 65, no. 12, pp. 6213–6230, Dec. 2017.
- [3] A. N. Uwaechia and N. M. Mahyuddin, "A comprehensive survey on millimeter wave communications for fifth-generation wireless networks: Feasibility and challenges," *IEEE Access*, vol. 8, pp. 62367–62414, 2020.
- [4] J. Baylon, M. A. Hoque, and D. Heo, "Spanning the spectrum: High-performance signal source design for the millimeter-wave age," *IEEE Microw. Mag.*, vol. 24, no. 7, pp. 16–28, Jul. 2023.
- [5] J. Baylon, S. N. Ali, P. Agarwal, S. Gopal, and D. Heo, "Current reuse triple-band signal source for multi-band wireless network-on-chip," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2017, pp. 1141–1144.
- [6] J. Baylon, P. Agarwal, L. Renaud, S. N. Ali, and D. Heo, "A Ka -band dual-band digitally controlled oscillator with -195.1 -dBc/Hz $FoMT$ based on a compact high- Q dual-path phase-switched inductor," *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 7, pp. 2748–2758, Jul. 2019.
- [7] A. D. Berny, A. M. Niknejad, and R. G. Meyer, "A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 909–917, Apr. 2005.
- [8] P. Agarwal et al., "Switched substrate-shield-based low-loss CMOS inductors for wide tuning range VCOs," *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 8, pp. 2964–2976, Aug. 2017.
- [9] Y. Shu, H. J. Qian, and X. Luo, "A 169.6 GHz hybrid mode-switching push-push oscillator with 21.7% tuning range and 180.6 dBc/Hz $FoMT$ in 28 nm CMOS technology," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2018, pp. 1423–1426.

- [10] J. Yin and H. C. Luong, "A 57.5–90.1-GHz magnetically tuned multimode CMOS VCO," *IEEE J. Solid-State Circuits*, vol. 48, no. 8, pp. 1851–1861, Aug. 2013.
- [11] J. Zhang and N. Sharma, "21.5-to-33.4 GHz voltage-controlled oscillator using NMOS switched inductors in CMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 24, no. 7, pp. 478–480, Jul. 2014.
- [12] A. Bhat and N. Krishnapura, "A 25-to-38 GHz, 195 dB FoMT LC QVCO in 65 nm LP CMOS using a 4-port dual-mode resonator for 5G radios," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2019, pp. 412–414.
- [13] Y. Peng, J. Yin, P.-I. Mak, and R. P. Martins, "Low-phase-noise wideband mode-switching quad-core-coupled mm-wave VCO using a single-center-tapped switched inductor," *IEEE J. Solid-State Circuits*, vol. 53, no. 11, pp. 3232–3242, Nov. 2018.
- [14] Y. Shu, H. J. Qian, and X. Luo, "A 18.6-to-40.1 GHz 201.7 dBc/Hz FoMT multi-core oscillator using E-M mixed-coupling resonance boosting," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 272–274.
- [15] J. Wan et al., "A 20.65-to-40.55 GHz dual-core quad-mode VCO with mode-independent transformer-switching technique in 65 nm CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 70, no. 11, pp. 4073–4077, Nov. 2023.
- [16] G. Li and E. Afshari, "A distributed dual-band LC oscillator based on mode switching," *IEEE Trans. Microw. Theory Techn.*, vol. 59, no. 1, pp. 99–107, Jan. 2011.
- [17] D. M. Pozar, *Microwave Engineering*. Hoboken, NJ, USA: Wiley, 2011.
- [18] L. Fanori and P. Andreani, "Class-D CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3105–3119, Dec. 2013.
- [19] D. B. Leeson, "A simple model of feedback oscillator noise spectrum," *Proc. IEEE*, vol. 54, no. 2, pp. 329–330, Feb. 1966.
- [20] J. J. Rael and A. A. Abidi, "Physical processes of phase noise in differential LC oscillators," in *Proc. IEEE Custom Integr. Circuits Conf.*, May 2000, pp. 569–572.
- [21] N. Golmie, O. Rebala, and N. Chevrollier, "Bluetooth adaptive frequency hopping and scheduling," in *Proc. IEEE Mil. Commun. Conf.*, Oct. 2003, pp. 1138–1142.
- [22] A. Hajimiri and T. H. Lee, "Phase noise in CMOS differential LC oscillators," in *Symp. VLSI Circuits. Dig. Tech. Papers*, 1998, pp. 48–51.
- [23] J. Chen, F. Jonsson, M. Carlsson, C. Hedenas, and L.-R. Zheng, "A low power, startup ensured and constant amplitude class-C VCO in 0.18 μ m CMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 21, no. 8, pp. 427–429, Aug. 2011.
- [24] A. Mazzanti and P. Andreani, "A push–pull class-C CMOS VCO," *IEEE J. Solid-State Circuits*, vol. 48, no. 3, pp. 724–732, Mar. 2013.
- [25] J. Huang et al., "A low phase noise K-band VCO with a threshold voltage-based current source," *IEEE Microw. Wireless Compon. Lett.*, vol. 32, no. 8, pp. 995–998, Aug. 2022.
- [26] E. Hegazi, H. Sjolund, and A. A. Abidi, "A filtering technique to lower LC oscillator phase noise," *IEEE J. Solid-State Circuits*, vol. 36, no. 12, pp. 1921–1930, Dec. 2001.
- [27] B. Razavi, *RF Microelectronics*, vol. 2. New York, NY, USA: Prentice-Hall, 2012.
- [28] O. El-Aassar and G. M. Rebeiz, "Octave-tuning dual-core folded VCO leveraging a triple-mode switch-less tertiary magnetic loop," *IEEE J. Solid-State Circuits*, vol. 56, no. 5, pp. 1475–1486, May 2021.
- [29] I. Mansour, M. Aboulalaa, A. Allam, A. B. Abdel-Rahman, M. Abo-Zahhad, and R. K. Pokharel, "Dual band VCO based on a high-quality factor switched interdigital resonator for the Ku band using 180-nm CMOS technology," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 65, no. 12, pp. 1874–1878, Dec. 2018.
- [30] S. Oh and J. Oh, "Miniaturized mmWave tri-band VCO using self-and mutual-mode-controlled inductor," *IEEE Trans. Microw. Theory Techn.*, vol. 71, no. 10, pp. 4404–4415, Oct. 2023.



Md Aminul Hoque (Student Member, IEEE) received the B.S. degree in electrical engineering from Bangladesh University of Engineering and Technology (BUET), Dhaka, Bangladesh, in 2013, and the M.S. degree in electrical engineering from the University of Idaho, Moscow, ID, USA, in 2017. He is currently pursuing the Ph.D. degree in RF microelectronics at Washington State University, Pullman, WA, USA.

In 2020, he was a Mobile Engineering Intern with Qorvo Inc., Chandler, AZ, USA, focusing on research and development of highly linear GaAs PAs for cellular applications. In Summer 2021, he was with Qualcomm Technologies Inc., Tempe, AZ, USA, as an RF-Analog Design Engineering Intern, where he focused on the design and model of highly efficient digital transmitters. Currently, he is with Renesas Electronics America, Tempe, working on high-speed, low-power signal generation systems. His current research interests include the development of RF-analog blocks for use in low-power systems for wireless communications.



Deukhyoun Heo (Fellow, IEEE) received the B.S. degree in electrical engineering from Kyoungpuk National University, Daegu, South Korea, in 1989, the M.S. degree in electrical engineering from Pohang University of Science and Technology (POSTECH), Pohang, South Korea, in 1997, and the Ph.D. degree in electrical and computer engineering from Georgia Institute of Technology, Atlanta, GA, USA, in 2000.

In 2000, he joined the National Semiconductor Corporation, Santa Clara, CA, USA, where he was a Senior Design Engineer. In the Fall of 2003, he joined the Faculty of Electrical Engineering and Computer Science Department, Washington State University, Pullman, WA, USA, where he is currently the Frank Brands Analog Distinguished Professor of electrical engineering. He has authored or co-authored more than 200 publications. He has primarily been interested in mm-wave/sub-THz transceivers for wireless and wireline data communications, wireless sensors and power management systems, beamformers for phased-array communications, and low-power wireless links for biomedical applications.

Dr. Heo is a member of the Technical Committee of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S). He was a recipient of the 2000 Best Student Paper Award presented at the IEEE MTT-S IMS and the 2009 National Science Foundation (NSF) CAREER Award. He has served as an Associate Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART II: EXPRESS BRIEFS and IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES. He is currently serving as an Associate Editor for IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS and IEEE MICROWAVE AND WIRELESS COMPONENTS LETTER.