

# High on/off ratio SiO<sub>2</sub>-based memristors for neuromorphic computing: Understanding the switching mechanisms through theoretical and electrochemical aspects

Fei Qin<sup>a</sup>, Yuxuan Zhang<sup>a</sup>, Ziqi Guo<sup>b</sup>, Tae Joon Park<sup>c</sup>, Hongsik Park<sup>d</sup>, Chung Soo Kim<sup>e</sup>, Jeongmin Park<sup>e</sup>, Xingyu Fu<sup>a</sup>, Kwangsoo No<sup>f</sup>, Han Wook Song<sup>g</sup>, Xiulin Ruan<sup>b</sup>, and Sunghwan Lee<sup>a\*</sup>

a. School of Engineering Technology, Purdue University, West Lafayette, IN 47907, USA

b. School of Mechanical Engineering, Purdue University, West Lafayette, IN 47907, USA

c. School of Materials Engineering, Purdue University, West Lafayette, IN 47907, USA

d. School of Electronic and Electrical Engineering, Kyungpook National University, Daegu 41566, Republic of Korea

e. Analysis Technical Center, Korea Institute of Ceramic Engineering and Technology, Jinju, Gyeongsangnam-do 52851, Republic of Korea

f. Department of Materials Science and Engineering, KAIST, Daejeon 34141, Republic of Korea

g. Center for Mass and Related Quantities, Korea Research Institute of Standard and Science Daejeon 34113, Republic of Korea

Keywords: memristor, switching mechanism, oxygen vacancy, finite element analysis, electrochemical impedance spectroscopy, neuromorphic computing

\*Corresponding author: [sunghlee@purdue.edu](mailto:sunghlee@purdue.edu)

## **Abstract**

Memristors have emerged as promising elements for brain-inspired computing applications, yet the understanding of their switching mechanisms, particularly in valence change memristors, remains a topic of ongoing debate. We report on the CMOS-compatible SiO<sub>2</sub>-based memristors, demonstrating a high on/off ratio ( $> 10^5$ ). Particularly, this study aims to enhance the fundamental understanding of switching behaviors and mechanisms. Our approach involved an extensive investigation using finite element analysis to provide visual insights into the conductive path evolution in these memristors over the set/reset bias cycle. Electrochemical impedance spectroscopy experimentally validated the theoretical investigations by interpreting the switching behavior through the lens of the equivalent circuit. In addition, we evaluated synaptic characteristics and incorporated them into neural networks for image recognition tasks with MNIST and Fashion MNIST datasets. Our comprehensive exploration of both the underlying principles and potential applications is of practical relevance to studies that aim to realize and implement CMOS-compatible SiO<sub>2</sub>-based memristors in neuromorphic computing.

## INTRODUCTION


The silicon (Si) microelectronics research and industry promisingly consider memristors a promising contender in emerging memory technologies. This increasing interest is attributed to the potential performance advantages of memristors, including fast switching responses<sup>1</sup>, high scalability<sup>2</sup>, and the unique capability of updating multi-conductance levels<sup>3</sup>. These distinct characteristics of memristors position them as a compelling choice for implementing in-memory computing, offering a path to challenge and potentially revolutionize traditional Von Neumann architectures.

A wide range of oxide materials, from semiconductors to *high-k* materials, including InGaZnO<sup>4</sup>, SiO<sub>2</sub><sup>5, 6</sup>, HfO<sub>2</sub><sup>7</sup>, TaO<sub>x</sub><sup>8</sup> have been reported to serve as switching layers in memristors. The majority of materials utilized in memristors are either expensive to grow or only partially compatible with the prevalent Si-based complementary metal-oxide semiconductor (CMOS) manufacturing process. Historically, SiO<sub>2</sub> has been one of the most extensively researched dielectric materials, largely due to its direct growth capability out of Si.<sup>9</sup> However, much of this research has been centered around the destructive and irreversible dielectric breakdown for traditional CMOS and very large-scale integration (VLSI) technologies.<sup>10</sup> Recently, a shift in focus has been noted within the memristor field, as SiO<sub>2</sub> has demonstrated reversible soft breakdown behaviors, also known as resistive switching.<sup>5, 6</sup> This, coupled with its full compatibility with current CMOS manufacturing, has prompted an increase in interest and research into the potential applications of SiO<sub>2</sub> within the realm of memristor technologies. Memristors based on SiO<sub>2</sub> have been investigated and reported with an achieved performance of on/off ratio of 10<sup>2</sup>-10<sup>4</sup>.<sup>5, 11</sup> Bilayer structure (SrTiO<sub>3</sub>/SiO<sub>2</sub>)<sup>12</sup> was demonstrated for realizing stable switching through engineering different ion transport rates in these two layers where the

role of SrTiO<sub>3</sub> is to confine filament growth. Nanorods of SiO<sub>2</sub> were also investigated to lower the firing energy for an artificial neuron.<sup>13</sup> However, further advancement of SiO<sub>2</sub>-based CMOS-compatible memristors is technologically limited due to issues such as large variation in SET/RESET voltages<sup>14</sup>, unsatisfactory endurance and retention properties, and sensitivity to the moisture ambient<sup>15</sup>. Therefore, it is crucial to fundamentally understand SiO<sub>2</sub>-based memristors' switching mechanisms, which in turn will provide insightful engineering criteria to address the challenging issues above. Thus far, the oxidation-reduction (redox)-based switching mechanisms have been suggested and categorized into two mechanisms, depending on the composition of the conductive filaments: electrochemical metallization mechanism (ECM) and vacancy-associated valence change mechanism (VCM). In an ECM device, Cu or Ag is widely chosen as an active electrode which can be partially oxidized and then reduced to form the metallic filaments.<sup>16</sup> On the other hand, the conductive path of VCM devices relies on the generation and accumulation of oxygen vacancies.<sup>17</sup> A phase change mechanism (PCM) has been also suggested as the third mechanism, where the switching process depends on the amorphous/crystallization transformation of the switching layer that is triggered by Joule heating.<sup>18, 19</sup> The evolution of conductive filaments in the ECM and PCM memristors have been evidenced through transmission electron microscope (TEM)<sup>20</sup>, and these work enhanced understanding of the switching behavior of ECM and PCM memristors.<sup>17</sup> However, the direct visualization of conductive filaments in VCM based memristors are rarely reported due to the technical difficulties, for example in TEM characterizations, of low image contrast between oxygen-rich and -deficient regions in TEM characterizations, which makes the VCM switching mechanism remain controversial.<sup>21, 22</sup>

In this work, we selected SiO<sub>2</sub> as the switching element for CMOS-compatible memristor applications. To solely limit the contributing charged carriers to oxygen vacancies for the switching behavior, an inert metal Pd was employed as the top electrode. The dynamic evolution of oxygen vacancy conductive filaments in the SiO<sub>2</sub>-based memristors was mechanistically visualized by a numerical solver, which delineates a selective growth process and the inhibition effect exerted on filaments nearby the established dominant paths. The equivalent circuit interpretation from non-destructive electrochemical impedance spectroscopy (EIS) measurements supplementarily corroborated our theoretical understanding about switching mechanism. Importantly, our SiO<sub>2</sub>-based memristor can be considered as an electronics synapse in terms of structure, and furthermore, exhibited multi-conductance phenomena in response to pulse train stimuli. Given these synaptic characteristics, our SiO<sub>2</sub>-based memristors were incorporated into a neural network for image processing tasks, benchmarking with MNIST and Fashion MNIST datasets. Our fundamental studies and concept validation may propel advances in CMOS-compatible SiO<sub>2</sub>-based memristors, pushing the boundaries towards real-world neuromorphic computing applications.

## RESULTS AND DISCUSSION



**Figure 1.** Pd/SiO<sub>2</sub>/P<sup>++</sup>Si memristors: (a) Schematic illustration of device structure of SiO<sub>2</sub> based memristor with Pd TE and heavily-doped Si BE. (b) A false-colored cross-sectional HAADF-TEM micrograph, and associated EDS elemental mapping of an Pd/SiO<sub>2</sub>/P<sup>++</sup>Si memristor. (c) High resolution TEM images to reveal the morphology of (c1) the TE/SiO<sub>2</sub> interface, showing ~1 nm protrusions and (c2) the flat SiO<sub>2</sub>/BE interface. (d) A false-colored SEM plan-view image of the top electrodes with diameters of 200 μm and 150 μm, and (e) An extended image for the typical size 150 μm. (f) C-V measurements at 1 MHz for 5 nm-thick SiO<sub>2</sub> based memristor with various TE sizes (300, 250, 200 and 150 μm).

Figure 1a is a schematic illustration of a SiO<sub>2</sub> based memristor in a vertical configuration. The top electrodes were defined using *in-situ* shadow masks during the fabrication, of which the circular pattern diameters vary from 150 to 300 μm with a 50 μm increment. A cross-sectional high-angle-annular dark-field (HAADF) TEM micrograph of the SiO<sub>2</sub> memristor is false colored and exhibited in Figure 1b. A vertical memristor structure consisting of top (Pd, ~100 nm) and bottom (heavily-doped Si) electrodes and switching layer (SiO<sub>2</sub>, ~20 nm) between the electrodes was clearly identified. An associated energy-dispersive X-Ray spectroscopy (EDS) mapping

image in Figure 1b indicates the major elements of each layer of the memristor, indicating clear interface between layers without interdiffusion. In the high-resolution TEM images (Figure 1c), distinct morphological features are evident: the TE/SiO<sub>2</sub> interface exhibits protrusions approximately 1 nm in size (Figure 1c1), while the SiO<sub>2</sub>/BE interface is characterized by a notably flat surface (Figure 1c2). A false-colored SEM image of the Pd top electrodes with diameters of 200 and 150 μm is displayed in Figure 1d and a magnified image of a 150 μm Pd top electrode is shown in Figure 1e. The typical vertical memristor structure is technically the same as that of a capacitor and particularly the characteristics of the high-resistance state are governed by the dielectric performance of the switching layer (SiO<sub>2</sub> in this study). To evaluate the dielectric property, as an initial figure of merit, of the switching layer and the devices, capacitance-voltage (CV) measurements were conducted on SiO<sub>2</sub>-based memristors as a function of switching layer thicknesses and top electrode size within a voltage range from -2V to 2V under 1MHz. The CV results from the 5 nm SiO<sub>2</sub> switching layer are summarized in Figure 1f and those of other thicknesses, ranging from 10 nm to 30 nm can be found in Figure S1. Overall, the capacitance of 5nm SiO<sub>2</sub> based memristors is at 10<sup>-10</sup> F level. With scaling down the top electrode dimension, the capacitances were decreasing in Figure 1f, which is aligned with the capacitance relation,  $C = \epsilon_0 \epsilon_r \frac{A}{d}$ , where  $C$  is capacitance,  $A$  is the electrode area,  $d$  is the distance between conductive plates,  $\epsilon_0$  is vacuum permittivity and  $\epsilon_r$  is relative permittivity (also referred to as dielectric constant). From the C-V measurements, the capacitance densities of the SiO<sub>2</sub> switching layers with different TE sizes are comparable to each other, approximately 3.5-4.2 fF/μm<sup>2</sup>. The relative permittivity extracted from the resulting sputtered SiO<sub>2</sub> is 3.3, which is close to the reference values 3.7-3.9.<sup>23</sup> The slightly lower value may be resulted from the room

temperature sputtering condition and mild annealing temperature (550 °C), compared with the reference values obtained from high temperature (1000-1200 °C) thermal oxidation.




Figure 2. (a) I–V characteristics of the Pd/SiO<sub>2</sub> (5 nm)/P<sup>+</sup>-Si memristor in semi-log scale, where arrows, labeled in alphabetical order, indicate HRS, SET, LRS, RESET, and HRS, respectively. (b) Endurance graph for 100 cycles, a high on/off ratio, >10<sup>5</sup> is observed, without damping. The resistance values at HRS and LRS are recorded at a read voltage of 0.3 V. (c) Statistical distribution of resistance at HRS and LRS, from which the on/off ratio is extracted to be ~1.4×10<sup>5</sup> at a cumulative possibility of 50 %. The FEA visualization and schematic elaboration



for the evolution of conductive filaments at (d) stage I, where small positive bias for DC sweeping is initially introduced on TE of the device, positively charged oxygen vacancies ( $V_o^{\bullet\bullet}$ ) are migrating towards BE; (e) stage II, where the magnitude of sweeping DC voltage is increasing, oxygen vacancies start accumulating at BE; (f) stage III, with voltage increasing continuously, the conductive filaments are growing; (g) stage IV, after a SET voltage applied, the conductive filaments are connecting the bottom and top electrodes, where the protrusion radii are  $r_1 = 0.3$  nm,  $r_2 = 1.2$  nm. (h) Statistical distribution SET voltages for different thicknesses of SiO<sub>2</sub> switching layers. (i) Comparison of the on/off ratio of the present study with those from the literature.

The electrical characteristics of SiO<sub>2</sub> based memristors were examined by cyclic DC sweeping. The electrical biases were always applied on palladium top electrode and the P<sup>++</sup> Si bottom electrode was grounded. The sweeping bias ranged from -5 V to 7.5 V with a starting voltage of 0 V, and a compliance current ( $I_{cc}$ ) was set at 60  $\mu$ A during the positive sweeping. Figure 2a shows the current–voltage (I–V) property of a 5nm-SiO<sub>2</sub> switching layer memristor, including consecutive 100 cycles of DC sweeping curves with the same measurement parameters. The I-V sweeping curves appear as a butterfly shape which is a typical pattern for a bipolar memristor.<sup>21</sup> The bipolar switching resulted from the formation (with positive biases) and annihilation (with negative biases) of filament, caused by field induced oxygen vacancy migration with alternating opposite directions of bias application.<sup>18</sup> This is different from the unipolar switching which has been proposed, where the annihilation of the filament is achieved by Joule heating using a consistent bias direction.<sup>24</sup> When the bias increased from 0V to 7.5 V, abrupt current jumps were observed which indicates a conduction filamentary SET process, i.e., a transition from high resistance state (HRS) to low resistance state (LRS). And the transitions (turn on) mostly happened at a voltage ranging from 4V to 6V. The LRS was maintained during the sweeping from 7.5 V to 0V and subsequent 0V to negative bias. It should be noted that the turn-on voltage of the first cycle of DC sweeping was ~6V which was applied on the top electrode (Pd). From the SET voltage statistics distribution in Figure 2h (bottom for 5 nm thick SiO<sub>2</sub>), it is on the

maximum side, but not too far from the medium/mean value of  $\sim 5$  V. Thus, we can consider our device to be a near-forming free device, which is defined as the initial SET voltage of the device is similar to the subsequent SET voltages.<sup>25</sup> During the negative voltage sweeping, a current level drop was observed which means the cell was turned back to HRS, a RESET process was finished (i.e., off state). The current values at read voltage of 0.3 V for each sweeping cycle were extracted from the I-V curves, then converted to resistance values and plotted as resistance verse cycle number to yield the endurance performance of the device exhibited in Figure 2b. The results demonstrate that no deterioration in HRS and LRS during continuous cycling was observed, indicating reasonable endurance of the SiO<sub>2</sub>-based memristor. A large memory window, i.e., on/off ratio, is clearly observed as high as  $>10^5$ . To characterize the on/off ratio more quantitatively, the cycle-to-cycle statistical distributions of HRS and LRS are demonstrated in Figure 2c. At the cumulative probability of 50%, the notable high on/off ratio is further validated as  $\sim 1.4 \times 10^5$ . The achieved high on/off ratios are attributed to the low off-state current and the high on-state current. The low off-state current behavior mainly depends on the intrinsic quality of the switching layer (i.e., dielectric property). As the capacitance-voltage characteristics are provided in Figure 1f, our sputter-processed SiO<sub>2</sub>, followed by air annealing, demonstrates decent dielectric performance, comparable (or slightly less) to bulk and thermally grown SiO<sub>2</sub>. Therefore, our SiO<sub>2</sub>-based memristor achieved an off-state current as low as on the order of  $10^{-11}$  -  $10^{-10}$  A. For the on-state behavior, various parameters are related to the overall on-state property, such as the intrinsic characteristics of the switching layer, thickness, and the transport behavior of the charged carriers (oxygen vacancy in this case), and hence the resulting conductivity of the filament. In addition to these intrinsic and processing parameters of the materials and device, a measurement parameter of the compliance current ( $I_{cc}$ ) is also an

important factor in determining the on/off ratio, as it limits the maximum current flowing through the device. This not only prevents the device from experiencing a hard breakdown but is also proposed to control filament growth.<sup>26</sup> With  $I_{cc}= 60 \mu\text{A}$  in our study, the conduction filament, once formed, has sufficient conductivity (Figure S2) to achieve a relatively high on-current, thereby exhibiting resistive behavior. Furthermore, the regulated filament can be near-fully ruptured during the RESET process to get the low current again, contributing to the high on/off ratio.<sup>27</sup> In regard to the device-to-device variation, all the processing parameters and annealing environment are carefully controlled and monitored for the processing of our  $\text{SiO}_2$  memristors, to minimize any processing variations and hence the possible performance variations. The performance of our  $\text{SiO}_2$ -based memristors slightly varies among the devices and particularly the on/off ratio is found to be reasonably consistent as shown in Figure S3, demonstrating  $0.9\text{-}1.6 \times 10^5$ . Additionally, the SET voltage exhibits very small device-to-device variation of 2.90% (Figure S4). To assess the stability of our device, the retention characteristics were evaluated with a read voltage 0.3 V at evaluated temperature 85 °C. As depicted in Figure S5, both the LRS and HRS show a prolonged retention time of  $10^4$  seconds. This evidence, in conjunction with previous endurance tests, underscores the reasonable reliability of our device. In order to enhance the fundamentals of the switching process through the evolution and rupture of an oxygen vacancy-based conduction filament as well as to complement the macroscale electrical and electrochemical measurements, we performed a series of FEA analysis as a function of applied bias. The physical modeling details are elaborated in Note S1, Supporting Information. It should be noted that the switching behavior the memristor in this study is governed by oxygen vacancies (i.e., VCM) due to the inert Pd (TE) and stably covalent-bonded Si (BE), which indicates that no electrode-related ions are involved in the conduction. A

Multiphysics-fields coupled model, which describes the diffusion and drift flux of the  $Vo^{\bullet\bullet}$  at the nanoscale, was adopted to study the switching process of the memristor. Several protrusions at the top electrode with various radii ( $r_1 = 0.3$  nm,  $r_2 = 1.2$  nm) were considered to reflect the roughness of the TE/SiO<sub>2</sub> interface (Figure 1c1). There is no chemical or structural difference between protrusions and top electrode Pd. In Figure 2d-g, the overall intensity of  $n_D/n_{D0}$  (concentration ratio of  $[Vo^{\bullet\bullet}]$  at current stage to  $[Vo^{\bullet\bullet}]$  at original stage) gradually increased from stage I to stage IV over the course of SET process, indicating the concentration of  $Vo^{\bullet\bullet}$  was augmented in the turn-on process with increasing bias. Compared with the flat region and small protrusions on the top electrode, the protrusions with the larger radius have higher concentrations of  $Vo^{\bullet\bullet}$ , and exhibit a higher intensity of  $n_D/n_{D0}$ , which suggests that the  $Vo^{\bullet\bullet}$  is preferentially concentrated at larger protrusions. This concentration difference can be explained by the variation in the electric field, induced by the intrinsic roughness of the TE/SiO<sub>2</sub> interface. The significantly enhanced localized electric field under the large protrusion, as confirmed in Figure S6, tends to attract more  $Vo^{\bullet\bullet}$  to regions under the protrusions with larger radius.<sup>28</sup> Thus, our FEA analysis indicates that the selectively distributed  $Vo^{\bullet\bullet}$  may limit the random growth of the conduction filaments. This provides an insight for engineering memristors that implementing well defined protrusions may mitigate the issue regarding performance variation of memristors. The bright regions under larger protrusions at stage IV became redder and wider compared with stage III, which implies that the formed conduction filament would grow thicker. Associated schematics at each stage that elaborate the SET process are also shown on the right of our simulation results. When a positive bias is applied to the Pd TE, oxygen ions ( $O^{2-}$ ) are pulled away from the switching matrix by the external field, migrating towards the Pd TE.<sup>29</sup> This leads to the simultaneous generation of positively charged oxygen vacancies ( $Vo^{\bullet\bullet}$ ). In general, this

process is often described by the motion of the corresponding oxygen vacancies, i.e., the positively charged oxygen vacancies migrate towards the grounding BE and subsequently accumulate there, forming a conductive filament that bridges the TE and BE.<sup>30</sup> Upon arriving at the Pd TE, the oxygen ions are oxidized to O<sub>2</sub> and accumulate around the TE/SiO<sub>2</sub> interface.<sup>21, 31</sup> To evaluate the effect of the thickness of SiO<sub>2</sub> layer, similar electrical characterizations were also carried out on 10 nm, 20 nm and 30 nm SiO<sub>2</sub> switching layer memristors. The I-V characteristics for these switching layer thicknesses can be found in Figure S7 (Supporting Information). It is observable that devices with thicker switching layers require a higher voltage for stable resistive switching. The SET voltages are statistically summarized in Figure 2h. A clear quantitative trend is confirmed, indicating that SET voltage increases with the thickness of the switching layer. The difference in SET voltage between the 5nm and 30nm SiO<sub>2</sub> devices is approximately 9 V. From a practical perspective, thinner SiO<sub>2</sub>-based memristors offer higher energy efficiency. The models with associated thicknesses of the switching layer were simulated as well (Figure S8-10, Supporting Information). The calculated results are consistent with the model with the SiO<sub>2</sub> layer of 5 nm except for the turn-on voltage applied to the top electrode was increased which was led by the thicker SiO<sub>2</sub> layer in the models.

Figure 2i compares the on/off ratio of the present study with those available in the literature. For objective comparisons, other two widely-considered oxides of TaO<sub>x</sub> (as Work 4<sup>32</sup>, 5<sup>33</sup>, and 6<sup>34</sup>) and HfO<sub>x</sub> (as Work 7<sup>35</sup>, 8<sup>36</sup>, and 9<sup>37</sup>) are also included in Figure 2i as well as SiO<sub>x</sub> (as Work 1<sup>38</sup>, 2<sup>39</sup>, and 3<sup>40</sup>). The achieved on/off ratio of >10<sup>5</sup> from our SiO<sub>2</sub> memristors outperforms those (~10<sup>1</sup>-10<sup>4</sup>) of state-of-the-art HfO<sub>x</sub>- and TaO<sub>x</sub>-based memristors. In addition to the on/off performance, the unit price of these switching materials is also compared. Due to the abundance, SiO<sub>2</sub> is significantly cost-effective (100-700 times lower) than the other competitors.<sup>41</sup> In order

to make our comparison more comprehensive, we compared the endurance and retention in our work with those in other literature. The comparisons are presented in Table S1, where our device exhibits reasonable reliability, in terms of both endurance and retention, demonstrating on the order of  $10^2$  cycles and  $10^4$  s. The repeated DC sweeping at low voltage regime was also examined on SiO<sub>2</sub> based memristors and gradual switching was observed in Figure S11 which is a promising indicator for obtaining subsequent synaptic characteristics with pulse measurements.




Figure 3. (a) A typical cycle of I-V characteristics from 5nm SiO<sub>2</sub>-based memristors is shown in a linear-linear scale. The initial HRS, LRS (SET), and HRS (RESET) are colored with green, orange, and blue, sequentially. These three states are schematically explained on the right: the initial HRS of the device has a small number of intrinsic oxygen vacancies (White ball shapes). At LRS, an oxygen vacancy-based conductive filament is well established, connecting the TE and BE. At the HRS resulting from RESET, the conductive filament is dissolved, and fewer oxygen vacancies are present again. (b) A Nyquist plot from EIS measurements on initial HRS of SiO<sub>2</sub>-based based memristors, of which the vertical line shape (parallel to the y-axis) indicates the pseudo-pure capacitive property. Based on the simulation, the equivalent circuit consists of a resistor in series with a capacitor, and it is displayed in the upper right corner. (c) A semicircle

shape appears in the Nyquist plot at LRS. Another resistor is paralleled with a capacitor in the simulated equivalent circuit. (d) The Nyquist plot at HRS after RESET becomes a straight-line shape again. The associated equivalent circuit is back to a series connection of one resistor and one capacitor.

EIS is instrumental to acquire a deeper understanding of the fundamental electrochemical mechanisms through the evaluation of impedance variations at various sinusoidal frequencies and resulting equivalent circuit interpretation.<sup>42, 43</sup> Since redox-based memristors' switching behaviors are relied on electrochemical reactions, this non-invasive EIS technique provides a unique way to characterize and perceive memristors' switching behavior.<sup>43, 44</sup> Thus, the EIS measurement was carried out on SiO<sub>2</sub> based memristors. To directly interpret the EIS results on an associated equivalent circuit model, the I-V characteristics of memristors (5 nm SiO<sub>2</sub>) were rearranged on a linear-linear scale in Figure 3a. The green part of Figure 3a shows I-V characteristics in linear-linear scale for the initial high resistance state of memristor. The EIS measurement was employed on the memristor at this state. And the resulted Nyquist plot (left; green) in Figure 3b, exhibiting a straight line (parallel to the y-axis) supports the capacitive property of HRS of memristors. Based on the simulation, the equivalent circuit at this state consists of a resistor  $R_c$  at  $10^2 \Omega$  level and a capacitor  $C_s$  at  $10^{-10}$  F level, connected in series. The resistance at this state of the resistor is attributed to contact resistance.<sup>45</sup> The capacitance value is aligned with our CV measurement from pristine devices (Figure 1f). And this capacitive property at "initial state" is conceptually explained in the right part of Figure 3a: the structure of a memristor at initial state is the same as that of a capacitor and there are few native oxygen vacancies in the SiO<sub>2</sub> switching layer. After turning on the memristor, i.e., at the state of Figure 3a in orange color period, an EIS measurement was repeated on the SiO<sub>2</sub>-based memristor to

understand the on-state conduction behavior of the memristor. A clear semicircle in the Nyquist plot is observed in Figure 3c (middle; orange). Compared to the equivalent circuit at initial state, a new resistor ( $R_f$ ) at  $10^5 \Omega$  level appears in the equivalent circuit at LRS, and it is connected to the capacitor in parallel. The new resistance value ( $\sim 10^5 \Omega$ ) is aligned with the value measured in the I-V DC sweeping at LRS (Figure 2a-c). Therefore, the emerged resistor ( $R_f$ ) in the equivalent circuit represents the filament(s) in the switching layer which was validated by the electric transport investigations in Figure S12 (i.e., Ohmic conduction mechanism at LRS). This EIS result complementarily supports the switching behavior suggested by the FEA analysis. At the same time, the majority portion of the memristor is still not connected with the conduction paths, thus, the capacitor component remains in the equivalent circuit. For simplicity, only one conductive path is illustrated in the schematic in Figure 3a to elucidate the LRS. A RESET process changed the LRS of memristor back to HRS, as shown in blue portion of I-V curve in Figure 3a. The device was turned off and showed the capacitor behavior with a negative bias, similarly as the previous HRS state. The EIS measurement in Figure 3d (right; blue) also verified the HRS of memristor where a vertically straight line appeared in the Nyquist plot again. The simulated equivalent circuit returns to a configuration of one resistor and one capacitor in series, with values at the same level as the initial state. This capacitive behavior at HRS (after RESET) indicates that the conduction path was almost completely dissolved (schematically described in Figure 3a right; blue), and the capacitor symbol describes the state of high resistance of the memristor. The annihilation of filaments can be ascribed to the back motion of oxygen ions under a reverse bias which in turn causes the recombination of oxygen ions and vacancies. Since the filament was regulated by compliance current, it can be near-fully ruptured during the RESET process. Thus, our EIS results on the capacitive properties at initial and after-RESET



HRS validate the near forming-free behavior of our memristors as well. Besides the above FEA and EIS investigations, the electric transport processes were analyzed in detail by replotting the I-V curve in Figure 3 to a log-log scale curve in Figure S12. The analysis reveals at HRS, the conduction mechanism follows typical Space-charge-limited conduction (SCLC).<sup>17</sup> And more importantly, at LRS, the conduction mechanism is determined as ohmic (slope of 1.36), providing additional evidence that our SiO<sub>2</sub>-based memristors are governed by the filamentary conduction mechanism.<sup>46</sup>




Figure 4. (a) The process for signal transportation between neurons. The structure and function of synapse in this process is illustrated in the dashed orange circle (left). In the dash blue circle (right), the synapse is schematically embedded into the SiO<sub>2</sub> based memristor to demonstrate the similarity between them. Next, a SiO<sub>2</sub> based memristive crossbar prototype is exhibited towards neuromorphic computing. Finally, a neural network for image recognition is explained with

instances from MNIST and fashion MNIST data sets (b) The synaptic characteristics evaluated from SiO<sub>2</sub> based memristors with 50 identical positive pulses and 50 identical negative pulses, demonstrating gradual variations of the conductance. The learning accuracy examinations with (c) MNIST and (d) fashion MNIST as a function of epochs.

As a two-terminal device, memristors, consisting of a switching layer and two electrodes in a simple sandwich structure closely resemble the structure of a chemical synapse in the brain. This similarity is demonstrated schematically in Figure 4a, particularly in the orange dash circle for synapse and blue dash circle for the memristor. The synaptic cleft corresponds to the switching layer of the memristor, while the pre-synapse and the post-synapse correspond to the top electrode and the bottom electrode of the memristor, respectively.

In the signal transmission process from one neuron to the next, as illustrated in Figure 4a, the action potential (i.e., pulse bias in memristor operation) is first transferred from the soma to the end of the neuron (i.e., the presynaptic neuron) via the axon.<sup>47</sup> Then, from the presynaptic neuron, synaptic weights are altered by the release of neurotransmitters. This neurotransmission process leads to the dynamic modulation of synaptic connection intensity. Our SiO<sub>2</sub>-based memristor can mimic this synaptic behavior by tuning the conductance level with electrical pulses. The mechanism of updating weights for SiO<sub>2</sub>-based memristor is similar to a chemical synapse, in which the oxygen vacancies function like neurotransmitters, forming a conductive path in the switching layer (i.e., connecting the top and bottom electrodes) and changing the conductance level of the device.<sup>48</sup> A proposed SiO<sub>2</sub>-based memristor crossbar prototype is illustrated in the upper right corner of Figure 4. Such crossbar structure features two sets of wire electrodes, categorized as word lines (WLs) and bit lines (BLs). At each junction where these wires intersect, a resistive switching layer is present. Voltage pulses are fed through WLs then traverse through synaptic crossbar and converge at the BLs. The resulting output current is a

function of both the initial input voltages and the conductance properties of the memristors in crossbar, as described by Ohm's and Kirchhoff's laws.<sup>49</sup> We should note that the practical large-scale crossbar may experience disturbances caused by parasitic effects like series resistance and sneak path complications. The current flowing through the metal wires can cause a notable reduction in voltage, particularly affecting the cell at the greatest distance within the array. This phenomenon ultimately leads to what is commonly termed as the "IR drop" problem. This issue not only compromises the reliability of memory read operations but also reduces the accuracy of vector-matrix multiplication computations. Lowering the wire resistance or boosting the inherent resistance of the memristor can help mitigate this issue. Another parasitic issue sneak path refers to an unintended electrical pathway that allows current to flow through multiple memristors, rather than through the targeted cell for a particular operation.<sup>50</sup> Such sneak path issue may trigger operational malfunctions and excessive energy consumption.<sup>51</sup> To alleviate the sneak path issue, various strategies involve redesigning the basic units. For example, adding an access component to the single-memristor (1R) cell can create composite cells like one-transistor-one-memristor (1T1R) or one-switch-one-memristor (1S1R) to suppress the sneak current.<sup>52</sup>

Neuromorphic computing capability of our SiO<sub>2</sub>-based memristors was evaluated through pulse measurements with the pulse width of 5 ms and with continuous 50 positive pulses, followed by 50 negative pulses at the amplitude of 5 V for both positive and negative pulses. In Figure 4b, a prominent multi-conductance behavior is observed in the memristor, which mimics the information transportation between synapses. It should be noted that the resistance state is within the LRS regime during the pulse measurements (i.e., dynamic range) where the conduction filament experiences thickening (potentiation) and shrinkage (depression).<sup>53</sup> The asymmetric non-linearity factor (ANL) was calculated by using the following equation:

$$ANL = \frac{G_P\left(\frac{N}{2}\right) - G_D\left(\frac{N}{2}\right)}{G_{max} - G_{min}}$$

where  $G_{max}$ ,  $G_{min}$ ,  $G_P(N/2)$  and  $G_D(N/2)$  represent the conductance maximum, conductance minimum, median value of potentiation and medium value of depression, respectively.<sup>54</sup> As measured from synaptic behavior, our ANL was 0.52 which is comparable to those of other reports, typically ranging 0.3-0.54<sup>54, 55</sup>

To demonstrate the neuromorphic computing performance of our memristor, we modeled a deep neural network (DNN) with 784 input neurons, 500 hidden neurons, and 10 output neurons based on our device. Further details on the simulation process are available in Note S2, Supporting Information. The DNN is employed to perform image recognition tasks on the MNIST and Fashion-MNIST datasets.<sup>56</sup> The computing structure of DNN is described in Figure 4a with examples of datasets. The input images are initially converted into 28x28 matrices with values ranging from 0 to 255. These matrices are then flattened into vectors of length 784 and fed into the DNN. The 10 output neurons correspond to 10 distinct classes, with the neuron exhibiting the highest value representing the recognized result. The DNN is initially trained on conventional hardware for 2000 epochs, attaining accuracy levels of 98.2% and 89.3% for the MNIST and Fashion-MNIST datasets, respectively. Subsequently, the trained weights are translated to conductance values based on our device's conductance changing curve. Given the finite number of conduction states, the learning accuracy becomes 98.0% and 88.4% for MNIST and Fashion-MNIST, respectively (Figure 4c and d). The marginal reduction (0.2% and 0.9%) in recognition accuracy validates the promise of our memristor for future applications in neural networks and neuromorphic computing.

## CONCLUSIONS

We demonstrated high performance oxide-based memristors that are compatible with Si CMOS technology. Our SiO<sub>2</sub> memristors achieved a noteworthy on/off ratio as high as  $1.4 \times 10^5$  with long-term stability and endurance. The oxygen vacancy-driven switching mechanisms were complementarily identified through theoretical and experimental investigations. A multi-physical field coupled model based finite element simulations systematically revealed the evolution of the conduction filaments as a function of applied bias where the roughness of TE/SiO<sub>2</sub> interface plays a significant role. The  $\sim 1$  nm protrusion causes variations in the local electric field and hence selectively forms a conduction filament, preferably at the higher electric field locations. EIS analyses complement the theoretical switching mechanism investigation by identifying equivalent circuit components of the memristor at initial, SET, and RESET processes. Associated Nyquist plots ascertain pseudo single capacitor behavior at initial and RESET process, and a parallel structure of a capacitor and a resistor during the SET process. As a proof-of-concept, DNN was demonstrated with the parameters of our SiO<sub>2</sub> memristors. The demonstrated SiO<sub>2</sub>-based memristors featuring notable high on/off ratio and reasonable reliability as well as low thermal budget processing may be of direct relevance to next-generation computing devices that require energy-efficient process and compatibility with current CMOS technology.

## METHODS

The SiO<sub>2</sub> switching layer was deposited from a sintered ceramic SiO<sub>2</sub> target in a magnetron sputtering system on heavily-doped Si wafers ( $< 0.003$ - $0.005 \text{ } \Omega\text{cm}$ ). Before the sputtering process, the deposition chamber was pumped down to a base pressure of under  $9 \times 10^{-7}$  Torr. Pure

Ar gas (15 sccm) was used as the sputter gas, leading to a working pressure of  $1.7 \times 10^{-3}$  Torr at an RF power of 150 W. Then, the deposited SiO<sub>2</sub> layer was annealed at 550 °C for 10 hours. A layer of palladium (Pd) was deposited as the top electrode (TE) on the annealed SiO<sub>2</sub>/Si structure through a thermal evaporation system equipped with a 6 MHz oscillating quartz crystal sensor to monitor the growth rate and thickness. A shadow mask was utilized to define the shape and size of the TE during its fabrication. The thickness of the SiO<sub>2</sub> layer (5, 10, 20 and 30 nm) was verified by a Multi-Wavelength Ellipsometer (FilmSense FS-1) using an incident and detection angle of 65°. An FEI Themis Z TEM microscope equipped with an Energy Dispersive Spectroscopy (EDS) was employed to examine the structures and map elemental distribution in Pd/SiO<sub>2</sub>/P<sup>++</sup>Si memristors. The pattern of the top electrode was verified in plan-view images by an FEI Nova NanoSEM system.

DC current-voltage (I–V) sweeping evaluations of all SiO<sub>2</sub>-based memristors were carried out using a semiconductor parameter analyzer (Agilent 4155B) connected to a probe station in a dark shield box. Capacitance-voltage (C-V) characteristics were performed with a precision LCR meter (Agilent 4284A). Electrochemical impedance spectroscopy (EIS) investigations were conducted in an electrochemical workstation (VersaSTAT3 Princeton). For the pulse measurement, the Agilent 33120A function arbitrary waveform generator provided the pulse profile, which could be conveniently designed by the Agilent IntuiLink Waveform Editor. A digital storage oscilloscope (Hantek DSO4254B) was utilized to monitor the pulse voltages, and the Agilent 4155B SMU was used to record the corresponding current. Physical Modeling details for finite element analysis can be found in Note S1 while detailed simulation for image processing is elaborated in Note S2 in the Supporting Information.

## **ASSOCIATED CONTENT**

### **Supporting Information**

CV measurements on devices with different thickness of SiO<sub>2</sub>, retention characteristics on 5nm SiO<sub>2</sub> memristor, the electric field distribution within 5 nm SiO<sub>2</sub> switching layer at different stages, I-V DC sweeping characteristics of different thicknesses of SiO<sub>2</sub> switching layer, the oxygen vacancy evolution and the electric field distribution of memristor with 10 nm SiO<sub>2</sub> switching layer at different stages, gradual switching behavior of the 5nm SiO<sub>2</sub> memristor, physical modeling detail, and image processing detail.

## **AUTHOR INFORMATION**

### **Author Contributions**

F. Q. and Y. Z. contributed equally to this work. F.Q. and Y.Z.: Conceptualization, characterization for memristors' performance, finite element analysis, draft writing. Z. G.: Image processing simulation. C. K., J. P., and K. N.: TEM characterization. X. F.: Assistance with electrical measurements. T. P., H. P., K. Z., H. S., X. R., and S. L.: Conceptualization, methodology, supervision, funding acquisition, writing, review, and editing.

### **Notes**

The authors declare no competing financial interest.

## **ACKNOWLEDGMENTS**

This work was partially supported by National Science Foundation, Award number ECCS-1931088 and CBET-2207302. S.L. and H.W.S. acknowledge the support from the Improvement

of Measurement Standards and Technology for Mechanical Metrology (Grant No. 23011043) by KRISS. The authors would like to thank Dr. Kejie Zhao for providing electrochemical workstation.



## References

- (1) Torrezan, A. C.; Strachan, J. P.; Medeiros-Ribeiro, G.; Williams, R. S. Sub-nanosecond switching of a tantalum oxide memristor. *Nanotechnology* **2011**, *22* (48), 485203. DOI: 10.1088/0957-4484/22/48/485203. Liu, L. a.; Zhao, J.; Cao, G.; Zheng, S.; Yan, X. A Memristor-Based Silicon Carbide for Artificial Nociceptor and Neuromorphic Computing. *Advanced Materials Technologies* **2021**, *6* (12), 2100373. DOI: <https://doi.org/10.1002/admt.202100373>.
- (2) Fang, Y.; Zhai, S.; Chu, L.; Zhong, J. Advances in Halide Perovskite Memristor from Lead-Based to Lead-Free Materials. *ACS Applied Materials & Interfaces* **2021**, *13* (15), 17141-17157. DOI: 10.1021/acsami.1c03433. Nickel, J. H.; Strachan, J. P.; Pickett, M. D.; Tom Schamp, C.; Yang, J. J.; Graham, J. A.; Williams, R. S. Memristor structures for high scalability: Non-linear and symmetric devices utilizing fabrication friendly materials and processes. *Microelectronic Engineering* **2013**, *103*, 66-69. DOI: <https://doi.org/10.1016/j.mee.2012.09.007>.
- (3) Rao, M.; Tang, H.; Wu, J.; Song, W.; Zhang, M.; Yin, W.; Zhuo, Y.; Kiani, F.; Chen, B.; Jiang, X.; et al. Thousands of conductance levels in memristors integrated on CMOS. *Nature* **2023**, *615* (7954), 823-829. DOI: 10.1038/s41586-023-05759-5. Li, Y.; Song, W.; Wang, Z.; Jiang, H.; Yan, P.; Lin, P.; Li, C.; Rao, M.; Barnell, M.; Wu, Q.; et al. Memristive Field-Programmable Analog Arrays for Analog Computing. *Advanced Materials* n/a (n/a), 2206648. DOI: <https://doi.org/10.1002/adma.202206648>.
- (4) Kim, C. H.; Jang, Y. H.; Hwang, H. J.; Song, C. H.; Yang, Y. S.; Cho, J. H. Bistable resistance memory switching effect in amorphous InGaZnO thin films. *Applied Physics Letters* **2010**, *97* (6), 062109. DOI: 10.1063/1.3479527. Qin, F.; Zhang, Y.; Park, H.; Kim, C. S.; Lee, D. H.; Jiang, Z.-T.; Park, J.; No, K.; Park, H.; Song, H. W.; Lee, S. Factors Determining the Resistive Switching Behavior of Transparent InGaZnO-Based Memristors. *physica status solidi (RRL) – Rapid Research Letters* **2022**, *2200075*, 2200075-2200075. DOI: 10.1002/pssr.202200075.
- (5) Mehonic, A.; Cuffe, S.; Wojdak, M.; Hudziak, S.; Jambois, O.; Labbé, C.; Garrido, B.; Rizk, R.; Kenyon, A. J. Resistive switching in silicon suboxide films. *Journal of Applied Physics* **2012**, *111* (7), 074507. DOI: 10.1063/1.3701581 (accessed 2022/10/09).
- (6) Li, W.; Liu, X.; Wang, Y.; Dai, Z.; Wu, W.; Cheng, L.; Zhang, Y.; Liu, Q.; Xiao, X.; Jiang, C. Design of high-performance memristor cell using W-implanted SiO<sub>2</sub> films. *Applied Physics Letters* **2016**, *108* (15), 153501. DOI: 10.1063/1.4945982. Mehonic, A.; Gerard, T.; Kenyon, A. J. Light-activated resistance switching in SiO<sub>x</sub> RRAM devices. *Applied Physics Letters* **2017**, *111* (23), 233502. DOI: 10.1063/1.5009069.
- (7) Jang, Y. H.; Kim, W.; Kim, J.; Woo, K. S.; Lee, H. J.; Jeon, J. W.; Shim, S. K.; Han, J.; Hwang, C. S. Time-varying data processing with nonvolatile memristor-based temporal kernel. *Nature Communications* **2021**, *12* (1), 5727. DOI: 10.1038/s41467-021-25925-5. Wu, L.; Liu, H.; Li, J.; Wang, S.; Wang, X. A Multi-level Memristor Based on Al-Doped HfO<sub>2</sub> Thin Film. *Nanoscale Research Letters* **2019**, *14* (1), 177. DOI: 10.1186/s11671-019-3015-x.
- (8) Pickett, M. D.; Strukov, D. B.; Borghetti, J. L.; Yang, J. J.; Snider, G. S.; Stewart, D. R.; Williams, R. S. Switching dynamics in titanium dioxide memristive devices. *Journal of Applied Physics* **2009**, *106* (7), 074508. DOI: 10.1063/1.3236506. Lee, T. S.; Choi, C. Improved analog switching characteristics of Ta<sub>2</sub>O<sub>5</sub>-based memristor using indium tin oxide buffer layer for neuromorphic computing. *Nanotechnology* **2022**, *33* (24), 245202. DOI: 10.1088/1361-6528/ac5928.
- (9) Illarionov, Y. Y.; Knobloch, T.; Jech, M.; Lanza, M.; Akinwande, D.; Vexler, M. I.; Mueller, T.; Lemme, M. C.; Fiori, G.; Schwierz, F.; Grassler, T. Insulators for 2D nanoelectronics: the gap to bridge. *Nature Communications* **2020**, *11* (1), 3385. DOI: 10.1038/s41467-020-16640-8. Cheung, K. P. On the “intrinsic” breakdown of thick gate oxide. *Journal of Applied Physics* **2022**, *132* (14). DOI: 10.1063/5.0118081 (accessed 6/13/2023).

- (10) Padovani, A.; Gao, D. Z.; Shluger, A. L.; Larcher, L. A microscopic mechanism of dielectric breakdown in SiO<sub>2</sub> films: An insight from multi-scale modeling. *Journal of Applied Physics* **2017**, *121* (15). DOI: 10.1063/1.4979915 (accessed 6/13/2023). Hideki, S.; Akira, T. SiO<sub>2</sub> dielectric breakdown mechanism studied by the post-breakdown resistance statistics. *Semiconductor Science and Technology* **2000**, *15* (5), 471. DOI: 10.1088/0268-1242/15/5/306. Moxim, S. J.; Sharov, F. V.; Hughart, D. R.; Haase, G. S.; McKay, C. G.; Lenahan, P. M. Atomic-scale defects generated in the early/intermediate stages of dielectric breakdown in Si/SiO<sub>2</sub> transistors. *Applied Physics Letters* **2022**, *120* (6). DOI: 10.1063/5.0077946 (accessed 6/13/2023).
- (11) Li, C.; Han, L.; Jiang, H.; Jang, M.-H.; Lin, P.; Wu, Q.; Barnell, M.; Yang, J. J.; Xin, H. L.; Xia, Q. Three-dimensional crossbar arrays of self-rectifying Si/SiO<sub>2</sub>/Si memristors. *Nature Communications* **2017**, *8* (1), 15666. DOI: 10.1038/ncomms15666. Mehonic, A.; Munde, M. S.; Ng, W. H.; Buckwell, M.; Montesi, L.; Bosman, M.; Shluger, A. L.; Kenyon, A. J. Intrinsic resistance switching in amorphous silicon oxide for high performance SiO<sub>x</sub> ReRAM devices. *Microelectronic Engineering* **2017**, *178*, 98-103. DOI: <https://doi.org/10.1016/j.mee.2017.04.033>. Ilyas, N.; Li, C.; Wang, J.; Jiang, X.; Fu, H.; Liu, F.; Gu, D.; Jiang, Y.; Li, W. A Modified SiO<sub>2</sub>-Based Memristor with Reliable Switching and Multifunctional Synaptic Behaviors. *The Journal of Physical Chemistry Letters* **2022**, *13* (3), 884-893. DOI: 10.1021/acs.jpcclett.1c03912. Li, C.; Jiang, H.; Xia, Q. Low voltage resistive switching devices based on chemically produced silicon oxide. *Applied Physics Letters* **2013**, *103* (6), 1-5. DOI: 10.1063/1.4817970.
- (12) Ilyas, N.; Wang, J.; Li, C.; Fu, H.; Li, D.; Jiang, X.; Gu, D.; Jiang, Y.; Li, W. Controllable resistive switching of STO:Ag/SiO<sub>2</sub>-based memristor synapse for neuromorphic computing. *Journal of Materials Science & Technology* **2022**, *97*, 254-263. DOI: <https://doi.org/10.1016/j.jmst.2021.04.071>.
- (13) Choi, S.; Kim, G. S.; Yang, J.; Cho, H.; Kang, C.-Y.; Wang, G. Controllable SiO<sub>x</sub> Nanorod Memristive Neuron for Probabilistic Bayesian Inference. *Advanced Materials* **2022**, *34* (1), 2104598. DOI: <https://doi.org/10.1002/adma.202104598>.
- (14) Papakonstantinou, C.; Bousoulas, P.; Tsigkourakos, M.; Sakellariopoulos, D.; Sygellou, L.; Tsoukalas, D. Highly Flexible Artificial Synapses from SiO<sub>2</sub>-Based Conductive Bridge Memristors and Pt Nanoparticles through a Crack Suppression Technique. *ACS Applied Electronic Materials* **2021**, *3* (6), 2729-2737. DOI: 10.1021/acsaelm.1c00302.
- (15) Chang, Y.-F.; Chen, P.-Y.; Chen, Y.-T.; Xue, F.; Wang, Y.; Zhou, F.; Fowler, B.; Lee, J. C. Study of polarity effect in SiO<sub>x</sub>-based resistive switching memory. *Applied Physics Letters* **2012**, *101* (5), 052111. DOI: 10.1063/1.4742894.
- (16) Huang, Y.; Shen, Z.; Wu, Y.; Wang, X.; Zhang, S.; Shi, X.; Zeng, H. Amorphous ZnO based resistive random access memory. *RSC Advances* **2016**, *6* (22), 17867-17872, 10.1039/C5RA22728C. DOI: 10.1039/C5RA22728C.
- (17) Zhu, J.; Zhang, T.; Yang, Y.; Huang, R. A comprehensive review on emerging artificial neuromorphic devices. *Applied Physics Reviews* **2020**, *7* (1), 1-107. DOI: 10.1063/1.5118217.
- (18) Zhang, Y.; Wang, Z.; Zhu, J.; Yang, Y.; Rao, M.; Song, W.; Zhuo, Y.; Zhang, X.; Cui, M.; Shen, L.; et al. Brain-inspired computing with memristors: Challenges in devices, circuits, and systems. *Applied Physics Reviews* **2020**, *7* (1). DOI: 10.1063/1.5124027.
- (19) Le Gallo, M.; Sebastian, A. An overview of phase-change memory device physics. *Journal of Physics D: Applied Physics* **2020**, *53* (21), 213002. DOI: 10.1088/1361-6463/ab7794.
- (20) Yang, Y.; Gao, P.; Gaba, S.; Chang, T.; Pan, X.; Lu, W. Observation of conducting filament growth in nanoscale resistive memories. *Nature Communications* **2012**, *3* (1), 732. DOI: 10.1038/ncomms1737 (accessed 2022-02-01T01:05:01). Yoon, J. H.; Zhang, J.; Lin, P.; Upadhyay, N.; Yan, P.; Liu, Y.; Xia, Q.; Yang, J. J. A Low-Current and Analog Memristor with Ru as Mobile Species. *Advanced Materials* **2020**, *32* (9), 1-9. DOI: 10.1002/adma.201904599.

- (21) Di Martino, G.; Demetriadou, A.; Li, W.; Kos, D.; Zhu, B.; Wang, X.; de Nijs, B.; Wang, H.; MacManus-Driscoll, J.; Baumberg, J. J. Real-time in situ optical tracking of oxygen vacancy migration in memristors. *Nature Electronics* **2020**, *3* (11), 687-693. DOI: 10.1038/s41928-020-00478-5.
- (22) Chen, J. Y.; Huang, C. W.; Chiu, C. H.; Huang, Y. T.; Wu, W. W. Switching Kinetic of VCM-Based Memristor: Evolution and Positioning of Nanofilament. *Advanced Materials* **2015**, *27* (34), 5028-5033. DOI: 10.1002/adma.201502758.
- (23) El-Kareh, B. *Fundamentals of semiconductor processing technologies*; Kluwer Academic Publishers, 1995. DOI: 10.1007/978-1-4615-2209-6.
- (24) Simanjuntak, F. M.; Panda, D.; Wei, K. H.; Tseng, T. Y. Status and Prospects of ZnO-Based Resistive Switching Memory Devices. *Nanoscale Research Letters* **2016**, *11* (1). DOI: 10.1186/s11671-016-1570-y.
- (25) Kumar, S.; Das, M.; Htay, M. T.; Sriram, S.; Mukherjee, S. Electroforming-Free Y2O3 Memristive Crossbar Array with Low Variability. *ACS Applied Electronic Materials* **2022**, *4* (6), 3080-3087. DOI: 10.1021/acsaelm.2c00472. Kim, G. S.; Song, H.; Lee, Y. K.; Kim, J. H.; Kim, W.; Park, T. H.; Kim, H. J.; Min Kim, K.; Hwang, C. S. Defect-Engineered Electroforming-Free Analog HfOx Memristor and Its Application to the Neural Network. *ACS Applied Materials & Interfaces* **2019**, *11* (50), 47063-47072. DOI: 10.1021/acsaami.9b16499.
- (26) Song, M.; Lee, S.; Nibhanupudi, S. S. T.; Singh, J. V.; Disiena, M.; Luth, C. J.; Wu, S.; Coupin, M. J.; Warner, J. H.; Banerjee, S. K. Self-Compliant Threshold Switching Devices with High On/Off ratio by Control of Quantized Conductance in Ag Filaments. *Nano Letters* **2023**, *23* (7), 2952-2957. DOI: 10.1021/acs.nanolett.3c00327. Lee, T. S.; Lee, N. J.; Abbas, H.; Lee, H. H.; Yoon, T. S.; Kang, C. J. Compliance Current-Controlled Conducting Filament Formation in Tantalum Oxide-Based RRAM Devices with Different Top Electrodes. *ACS Applied Electronic Materials* **2020**, *2* (4), 1154-1161. DOI: 10.1021/acsaelm.0c00128.
- (27) Liu, Z.; Cheng, P.; Kang, R.; Zhou, J.; Zhao, X.; Zhao, J.; Zuo, Z. Photo-Enhanced Resistive Switching Effect in High-Performance MAPbI3 Memristors. *Advanced Materials Interfaces* **2023**, *10* (2), 2201513, <https://doi.org/10.1002/admi.202201513>. DOI: <https://doi.org/10.1002/admi.202201513> (accessed 2023/02/08). Sun, Y.; Yan, X.; Zheng, X.; Liu, Y.; Zhao, Y.; Shen, Y.; Liao, Q.; Zhang, Y. High On-Off Ratio Improvement of ZnO-Based Forming-Free Memristor by Surface Hydrogen Annealing. *ACS Applied Materials & Interfaces* **2015**, *7* (13), 7382-7388. DOI: 10.1021/acsaami.5b01080.
- (28) Lin, D.; Liu, Y.; Cui, Y. Reviving the lithium metal anode for high-energy batteries. *Nature Nanotechnology* **2017**, *12* (3), 194-206. DOI: 10.1038/nnano.2017.16.
- (29) Chen, J.-Y.; Hsin, C.-L.; Huang, C.-W.; Chiu, C.-H.; Huang, Y.-T.; Lin, S.-J.; Wu, W.-W.; Chen, L.-J. Dynamic Evolution of Conducting Nanofilament in Resistive Switching Memories. *Nano Letters* **2013**, *13* (8), 3671-3677. DOI: 10.1021/nl4015638.
- (30) Wei, T.; Lu, Y.; Zhang, F.; Tang, J.; Gao, B.; Yu, P.; Qian, H.; Wu, H. Three-Dimensional Reconstruction of Conductive Filaments in HfOx-Based Memristor. *Advanced Materials* **2023**, *35* (10), 2209925. DOI: <https://doi.org/10.1002/adma.202209925>.
- (31) Kwon, D.-H.; Kim, K. M.; Jang, J. H.; Jeon, J. M.; Lee, M. H.; Kim, G. H.; Li, X.-S.; Park, G.-S.; Lee, B.; Han, S.; et al. Atomic structure of conducting nanofilaments in TiO2 resistive switching memory. *Nature Nanotechnology* **2010**, *5* (2), 148-153. DOI: 10.1038/nnano.2009.456. Mehonic, A.; Buckwell, M.; Montesi, L.; Munde, M. S.; Gao, D.; Hudziak, S.; Chater, R. J.; Fearn, S.; McPhail, D.; Bosman, M.; et al. Nanoscale Transformations in Metastable, Amorphous, Silicon-Rich Silica. *Advanced Materials* **2016**, *28* (34), 7486-7493, <https://doi.org/10.1002/adma.201601208>. DOI: <https://doi.org/10.1002/adma.201601208> (accessed 2023/02/02).
- (32) Wang, W.; Yin, F.; Niu, H.; Li, Y.; Kim, E. S.; Kim, N. Y. Tantalum pentoxide (Ta2O5 and Ta2O5-x)-based memristor for photonic in-memory computing application. *Nano Energy* **2023**, *106*, 108072. DOI: <https://doi.org/10.1016/j.nanoen.2022.108072>.

- (33) Ryu, J.-H.; Hussain, F.; Mahata, C.; Ismail, M.; Abbas, Y.; Kim, M.-H.; Choi, C.; Park, B.-G.; Kim, S. Filamentary and interface switching of CMOS-compatible Ta<sub>2</sub>O<sub>5</sub> memristor for non-volatile memory and synaptic devices. *Applied Surface Science* **2020**, *529*, 147167. DOI: <https://doi.org/10.1016/j.apsusc.2020.147167>.
- (34) Prasad, O. K.; Chandrasekaran, S.; Chung, C.-H.; Chang, K.-M.; Simanjuntak, F. M. Annealing induced cation diffusion in TaO<sub>x</sub>-based memristor and its compatibility for back-end-of-line post-processing. *Applied Physics Letters* **2022**, *121* (23). DOI: 10.1063/5.0123583 (accessed 7/3/2023).
- (35) Roy, S.; Niu, G.; Wang, Q.; Wang, Y.; Zhang, Y.; Wu, H.; Zhai, S.; Shi, P.; Song, S.; Song, Z.; et al. Toward a Reliable Synaptic Simulation Using Al-Doped HfO<sub>2</sub> RRAM. *ACS Applied Materials and Interfaces* **2020**, *12* (9), 10648-10656. DOI: 10.1021/acsami.9b21530.
- (36) Ismail, M.; Mahata, C.; Kim, S. Forming-free Pt/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/HfAlO<sub>x</sub>/TiN memristor with controllable multilevel resistive switching and neuromorphic characteristics for artificial synapse. *Journal of Alloys and Compounds* **2022**, *892*, 162141. DOI: <https://doi.org/10.1016/j.jallcom.2021.162141>.
- (37) Zrinski, I.; Mardare, C. C.; Jinga, L.-I.; Kollender, J. P.; Socol, G.; Hassel, A. W.; Mardare, A. I. Phosphate incorporation in anodic hafnium oxide memristors. *Applied Surface Science* **2021**, *548*, 149093. DOI: <https://doi.org/10.1016/j.apsusc.2021.149093>.
- (38) Wojdak, M.; Hudziak, S.; Jambois, O.; Garrido, B.; Rizk, R.; Kenyon, A. J. Resistive switching in silicon suboxide films. **2012**, *074507*, 1-9.
- (39) Xiong, F.; Wang, Z.; Bøjesen, E. D.; Xiong, X.; Zhu, Z.; Dong, M. In Situ Resistive Switching Effect Scrutinization on Co-Designed Graphene Sensor. *Small* **2021**, *17* (8), 1-8. DOI: 10.1002/sml.202007053.
- (40) Chang, Y. F.; Ji, L.; Wang, Y.; Chen, P. Y.; Zhou, F.; Xue, F.; Fowler, B.; Yu, E. T.; Lee, J. C. Investigation of edge- and bulk-related resistive switching behaviors and backward-scan effects in SiO<sub>x</sub>-based resistive switching memory. *Applied Physics Letters* **2013**, *103* (19), 1-4. DOI: 10.1063/1.4829526.
- (41) *Chemical elements by market price*. 2018. [http://www.leonland.de/elements\\_by\\_price/en/list](http://www.leonland.de/elements_by_price/en/list) (accessed 2023).
- (42) Zhang, Y.; Kim, C. S.; Song, H. W.; Chang, S.-J.; Kim, H.; Park, J.; Hu, S.; Zhao, K.; Lee, S. Ultrahigh active material content and highly stable Ni-rich cathode leveraged by oxidative chemical vapor deposition. *Energy Storage Materials* **2022**, *48*, 1-11. DOI: <https://doi.org/10.1016/j.ensm.2022.03.001>.
- (43) Dash, C. S.; Sahoo, S.; Prabakaran, S. R. S. Resistive switching and impedance characteristics of M/TiO<sub>2-x</sub>/TiO<sub>2</sub>/M nano-ionic memristor. *Solid State Ionics* **2018**, *324* (1), 218-225. DOI: 10.1016/j.ssi.2018.07.012.
- (44) Qin, F.; Zhang, Y.; Song, H. W.; Lee, S. Enhancing memristor fundamentals through instrumental characterization and understanding reliability issues. *Materials Advances* **2023**, *4* (8), 1850-1875, 10.1039/D3MA00069A. DOI: 10.1039/D3MA00069A.
- (45) Li, Y.; Zhong, Y. P.; Zhang, J. J.; Xu, X. H.; Wang, Q.; Xu, L.; Sun, H. J.; Miao, X. S. Intrinsic memristance mechanism of crystalline stoichiometric Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>. *Applied Physics Letters* **2013**, *103* (4), 1-5. DOI: 10.1063/1.4816283.
- (46) Dou, H.; Gao, X.; Zhang, D.; Dhole, S.; Qi, Z.; Yang, B.; Hasan, M. N.; Seo, J.-H.; Jia, Q.; Hellenbrand, M.; et al. Electroforming-Free HfO<sub>2</sub>:CeO<sub>2</sub> Vertically Aligned Nanocomposite Memristors with Anisotropic Dielectric Response. *ACS Applied Electronic Materials* **2021**, *3* (12), 5278-5286. DOI: 10.1021/acsaelm.1c00791.
- (47) Yi, W.; Tsang, K. K.; Lam, S. K.; Bai, X.; Crowell, J. A.; Flores, E. A. Biological plausibility and stochasticity in scalable VO<sub>2</sub> active memristor neurons. *Nature Communications* **2018**, *9* (1), 4661. DOI: 10.1038/s41467-018-07052-w.
- (48) Huang, W.; Xia, X.; Zhu, C.; Steichen, P.; Quan, W.; Mao, W.; Yang, J.; Chu, L.; Li, X. a. Memristive Artificial Synapses for Neuromorphic Computing. *Nano-Micro Letters* **2021**, *13* (1), 85. DOI: 10.1007/s40820-021-00618-2. Waser, R.; Dittmann, R.; Staikov, G.; Szot, K. Redox-Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges. *Advanced Materials* **2009**, *21*

- (25-26), 2632-2663, <https://doi.org/10.1002/adma.200900375>. DOI: <https://doi.org/10.1002/adma.200900375> (accessed 2022/02/02).
- (49) Xia, Q.; Yang, J. J. Memristive crossbar arrays for brain-inspired computing. *Nature Materials* **2019**, *18* (4), 309-323. DOI: 10.1038/s41563-019-0291-x (accessed 2022-02-03T13:34:03).
- (50) Zidan, M. A.; Fahmy, H. A. H.; Hussain, M. M.; Salama, K. N. Memristor-based memory: The sneak paths problem and solutions. *Microelectronics Journal* **2013**, *44* (2), 176-183. DOI: <https://doi.org/10.1016/j.mejo.2012.10.001>. Cassuto, Y.; Kvatinsky, S.; Yaakobi, E. Sneak-path constraints in memristor crossbar arrays. In *2013 IEEE International Symposium on Information Theory*, 7-12 July 2013, 2013; pp 156-160. DOI: 10.1109/ISIT.2013.6620207.
- (51) Li, Y.; Ang, K.-W. Hardware Implementation of Neuromorphic Computing Using Large-Scale Memristor Crossbar Arrays. *Advanced Intelligent Systems* **2021**, *3* (1), 2000137. DOI: 10.1002/aisy.202000137 (accessed 2022-02-02T20:21:48).
- (52) Li, H.; Wang, S.; Zhang, X.; Wang, W.; Yang, R.; Sun, Z.; Feng, W.; Lin, P.; Wang, Z.; Sun, L.; Yao, Y. Memristive Crossbar Arrays for Storage and Computing Applications. *Advanced Intelligent Systems* **2021**, *3* (9), 2100017. DOI: <https://doi.org/10.1002/aisy.202100017>.
- (53) Park, S.-O.; Park, T.; Jeong, H.; Hong, S.; Seo, S.; Kwon, Y.; Lee, J.; Choi, S. Linear conductance update improvement of CMOS-compatible second-order memristors for fast and energy-efficient training of a neural network using a memristor crossbar array. *Nanoscale Horizons* **2023**, 10.1039/D3NH00121K. DOI: 10.1039/D3NH00121K.
- (54) Yeon, H.; Lin, P.; Choi, C.; Tan, S. H.; Park, Y.; Lee, D.; Lee, J.; Xu, F.; Gao, B.; Wu, H.; et al. Alloying conducting channels for reliable neuromorphic computing. *Nature Nanotechnology* **2020**, *15* (7), 574-579. DOI: 10.1038/s41565-020-0694-5 (accessed 2022-02-11T19:58:30).
- (55) Ma, Z.; Ge, J.; Chen, W.; Cao, X.; Diao, S.; Liu, Z.; Pan, S. Reliable Memristor Based on Ultrathin Native Silicon Oxide. *ACS Applied Materials & Interfaces* **2022**, *14* (18), 21207-21216. DOI: 10.1021/acsami.2c03266.
- (56) Lecun, Y.; Bottou, L.; Bengio, Y.; Haffner, P. Gradient-based learning applied to document recognition. *Proceedings of the IEEE* **1998**, *86* (11), 2278-2324. DOI: 10.1109/5.726791. Xiao, H.; Rasul, K.; Vollgraf, R. Fashion-mnist: a novel image dataset for benchmarking machine learning algorithms. *arXiv preprint arXiv:1708.07747* **2017**.